release.txt Driver File Contents (Lan_Broadcom_12.4.0.3_W7x86W7x64_A.zip)

      Taishan, Caesar II and Caesar Server Selfboot Patch For Chip Rev. B0
      ---------------------------------------------------------------------------
            5784m, 5764m and 5723

----------------------------
Version 2.21 ---- 5/19/09  
----------------------------   

1. Enhancement: 
   Changed PCIe SerDes register values to the following to use low-power transmitter mode:
    1. Register 0x15 in block 0x8610 = 0x47b.
    2. Register 0x1A in block 0x8010 = 0x4038.

----------------------------
 Version 2.20 ---- 2/18/2009
----------------------------
1. Problem: 39280
    CQ#34351 workaround will cause failure in system DTM common scenario stress IO test, the error is device missing.
   Cause:
     During a power on reset, the current selfboot makes a read modified write to the PCI config space.
	 While the Refclk is still unavailable and before PERST# deassertion, the subsequent access to the 
	 PCI config space will result in a PCI config register value corruption. 
   
   Workaround:
	Rewrite CQ#34351 workaround to avoid writing to PCI config space and allow Reg 0xd8 to state at its default value.

----------------------------
 Version 2.19 ---- 4/15/08
----------------------------
1. Problem: CQ#34351 
    LED mismatch after system enter S3/S4 - LAN link partner show link at 100Mbps.    
   Cause:
    The issue is that the PHY still link at 100 when entering S3 in Windows with WOL is disabled in 
    Driver and OOB-WOL is enabled in NVRAM. When driver entering S3 with WOL disabled, it will deposit 
    Driver Reset Magic Value in shared memory at offset 0xb50 and driver wol signature "0x474c0002" at offset 0xd30.
    Then enter GRC reset.  After GRC reset, the ROM code will initialize the shared memory from 0xb54 
    to 0xd48 which clear out the driver wol signature. When the system going into Vaux mode, the ROM code 
    will set up OOB-WOL instead of shutting down the device since the driver wol signature has been cleared, 
    That causes the LED mismatch and LAN Link partner show link at 100Mbps   
   
   Workaround:
    The driver wol signature will be stored at local buffer during shared memory initialization. 
    The driver wol signature will be restored to 0xd30 after shared memory initialization is done.
    This workaround is done in 2 patches, PATCH_02_ICP_SHARE_MEM_INIT and PATCH_03_ICP_REVISION_INIT.
   
   Notes:
    These issues cannot be reproduced with Legacy bootcode since shared memory initialization will only clear
    memory up to 0xC2C instead of 0xD48. 
    
2. Problem: CQ34602
    The default valid of Reg 0xd8 will get overwritten when no valid selfboot image in the NVRAM has been found.
   
   Cause:
    If there is no valid selfboot image in the NVRAM, Selfboot ROM code will configure the clk req, ASPM L0 and L1 in reg 0xd8 incorrectly.
   
   Workaround:
    Added ICP_PCIE_ADV_INIT patch to restore the hw default state of clk req, ASPM L0 and L1 in reg 0xd8. 


----------------------------
Version  2.18  (Format 1)
----------------------------    
  
1. Extended L1 entry time to 4ms to address CQ33880 by writing Reg 0x7d28 with 0x182FFFA. 

----------------------------
Version  2.17  (Format 1)
----------------------------      
   
1. Updated the L1 ASPM Timer setting function.
   Bootcode will issue a read after each write to Reg 0x7d28 and 0x7d00.


----------------------------
Version  2.16  (Format 1)
----------------------------      
   
1. Switching the Core Clock to 12.5MHz before setting L1 ASPM Timer.

----------------------------
Version  2.15  (Format 1)
----------------------------      
   
1. Extended L1 ASPM Timer by writing Reg 0x7d28 with 0x18262FA.

----------------------------
Version 2.14  (Format 1)
----------------------------   

1. Disable CQ27862 workaround by the following script.
   1. Write 4900 0x48401
   2. Write 4904 0xCE08
   3. Write 4910 0x18


----------------------------
Version 2.13  (Format 1)
----------------------------   

1. Do not clear bit 16 of Reg 0x3600 when GRC reset.  Only clear this bit right before PHY reset when enabling 10mb receive only mode.

----------------------------
Version 2.12  (Format 1)
----------------------------      

1. Enable 10mb receive only mode by default when driver is absent.

----------------------------
Version 2.11  (Format 1)
----------------------------      

1. Change the sequence of register write to enable 10mb rx only mode by default.  
   Old Sequence:
    setbit x3600 16 
    mwrite 17 0f08 
    mwrite 15 0201
     
   New Sequence:
    mwrite 17 0f08 
    mwrite 15 0201
    setbit x3600 16  

----------------------------
Version 2.10  (Format 1)
----------------------------      
 
1. Removed NVRAM configuration bits and code that allows the user to enable/disable clkreq, L0s & L1ASPM. 

2. Set bit 16 of register 0x3600 be for enable gphy auto early-dac-mode.

3. Set bit 1 and 3 of register 0x3670 by default.

4. Set the default value of register 3618 to 0x171700.  

----------------------------
Version 2.09  (Format 1) 
----------------------------      

1. Set Phy Auto Power Down according to the NVRAM setting.

2. Moved Phy Auto Power Down setup to ICP_DEVICE_INIT patch.

3. Set Phy Auto Power Down NVRAM setting default state to Enable.

4. Fixed incorrect offset when accessing register.
   Used register offset from CPU view instead of HOST view.
   e.g. "0xc0003600" instead of "0x3600".


----------------------------
Version 2.08  (Format 1) 
----------------------------      

1. Recode ICP_POST_PHY_INIT patch.
   The patch may not set the low-power 10BASE-T mode of the phy correctly with the device under new process.

----------------------------
Version 2.07  (Format 1) 
----------------------------      

1. Clear bit 16 of register offset 0x7d00 for B0 step by hard coding the value to 0x38841fff.

----------------------------
Version 2.06  (Format 1) 
----------------------------      

1. Moved code from ICP_REVISION_INIT patch to ICP_POST_REVISION_INIT patch for the patch to take effect.

2. Added the follow code to ICP_POST_REVISION_INIT patch to save code space even though it does not below to this patch.
   Clear bit 29 of register offset 0x68A4 and bit 16 of register offset 0x7d00 for B0 step.
            
----------------------------
Version 2.05  (Format 1) 
----------------------------      

1. Enabled CQ 31680 workaround for 5784m, 5764m and 5723 B0.

2. Applied the follow script to 5784m, 5764m and 5723 B0.
    mii_write(0x1c, 0xA821); < This enable GPHY APD
    mii_write(0x1c, 0x941D); < This enables DLL Power Down in APD by clearing bit 2 in GPHY Register 1C at Shadow 0x5

    mii_write(0x17, 0x0F08); < Select Expansion Register 08
    mii_write(0x15, 0x0201); < Set low-power 10BASE-T mode for interoperability fix

3. Set APD_SlowClock_Enable (Bit 13) at Reg offset 0x3600 for 5784m, 5764m and 5723 B0.

4. Set MI_MODE_CORE_CLOCK_SPEED_62MHZ (Bit 15) at Reg offset 0x454 for 5784m, 5764m and 5723 B0.

----------------------------
Version 2.04  (Format 1) 
----------------------------      

1. Added Phy Init script to ICP_POST_PHY_INIT patch. 
    Features : 1) Increase HPF corner by 9% 
	           2) Disable LPF filter
	           3) Increase line driver current by 40% for better TX distortion	 
               4) Set 10BASE-T low power for interoperability

2. Added CQ 31680 workaround to ICP_PCIE_SERDES_INIT patch.

----------------------------
Version 2.03  (Format 1) 
----------------------------      

1. Problem :
     hwinfo_0 at offset 0xd2c of shared memory posted incorrect information for 5764m.
   Cause:
     hwinfo_0 was updated with an incorrect Group_ID for 5764m.
   Fix:
     ICP_REVISION_INIT patch has been added to correct the Group ID at offset 0xd2c in shared memory.

----------------------------
Version 2.02  (Format 1) 
----------------------------      

1. Set Clkreq, ASPM_L0 and ASPM_L1 configuration bits default to enable.

2. Set Link Idle Mode configuration bit default to disable.
             
----------------------------
Version 2.01  (Format 1) 
----------------------------      

1. Problem CQ#33000:
     5784m, 5764m and 5723 failed PCI SIG electrical compliance test with 50ohm termination applied.
   Cause:
     The device was using high power mode for the receiver detect.
   Workaround:
     Via MDIO write new rcvr detect threshold.
     1.  write 44c 241f8610
     2.  write 44c 24150477
     
------------
Version 2.00  (Format 0)
------------
Initial ASIC B0 patch release    
Download Driver Pack

How To Update Drivers Manually

After your driver has been downloaded, follow these simple steps to install it.

  • Expand the archive file (if the download file is in zip or rar format).

  • If the expanded file has an .exe extension, double click it and follow the installation instructions.

  • Otherwise, open Device Manager by right-clicking the Start menu and selecting Device Manager.

  • Find the device and model you want to update in the device list.

  • Double-click on it to open the Properties dialog box.

  • From the Properties dialog box, select the Driver tab.

  • Click the Update Driver button, then follow the instructions.

Very important: You must reboot your system to ensure that any driver updates have taken effect.

For more help, visit our Driver Support section for step-by-step videos on how to install drivers for every file type.

server: ftp, load: 1.31