200_6100_events.txt Driver File Contents (XCS6100.zip)

hp StorageWorks enterprise virtual array Event Text Description File
© Copyright 2001-2005 Hewlett-Packard Company


WARNING: Modification of this file may cause
         Enterprise Storage Management Software
         to improperly translate event information

Model number string: HSV200

Software version number string: 6100

Baselevel build string: CR0EB0

Structure Format: Endian Little

COUPLED CRASH CONTROL CODES:

Coupled Crash Control Code: 0
Other HSV200 controller should not perform a coupled crash.

Coupled Crash Control Code: 1
Other HSV200 controller should perform a coupled crash.

DUMP/RESTART CONTROL CODES:

Dump/Restart Control Code: 0
Perform crash dump then restart.

Dump/Restart Control Code: 1
Do not perform crash dump, just restart.

Dump/Restart Control Code: 2
Perform crash dump and do not restart.

Dump/Restart Control Code: 3
Do not perform crash dump and do not restart.

SEVERITY LEVEL CODES:

Severity Level Code:  0
Normal -- informational in nature.

Severity Level Code:  1
Critical -- failure or failure imminent.

Severity Level Code:  2
Warning -- not failed but attention recommended or required.

Severity Level Code:  3
Undetermined -- more information needed to determine severity.

CORRECTIVE ACTION CODES:

Corrective Action Code:  0
No action necessary.

Corrective Action Code:  1
An unrecoverable hardware detected fault occurred or an unrecoverable software inconsistency was detected, proceed with HSV200 controller support avenues.

Corrective Action Code:  2
Inconsistent/erroneous information received from the operating system. Proceed with operating system software support avenues.

Corrective Action Code:  3
Follow the recommended corrective action shown in the termination corrective action code of this event's detailed information. The cause of the controller termination associated with this controller event can only be determined by obtaining the detailed information of the associated termination event. To obtain that information follow Corrective Action [[06]].

Corrective Action Code:  4
Follow the recommended corrective action described in the recursing termination event. Perform these steps to obtain that termination event's information: 
<UL>
<LI>View the termination events of the HSV200 controller shown in this termination event's detailed information. NOTE: If that controller is not currently operating, the event of interest will not be available for viewing. 
<LI>Locate the termination event that occurred closest to the date and time shown in this termination event's detailed information and obtain that termination event's detailed information. NOTE: The termination event of interest will show termination location, termination code and termination parameters that are identical to the recursive event termination location, recursive event termination code and recursive event termination parameters 0 through 28 shown in this termination event. 
</UL>

Corrective Action Code:  5
Follow the recommended corrective action described in the termination event reported by the other controller that caused this termination event to occur. Perform these steps to obtain that termination event's information: 
<UL>
<LI>View the termination events of the other HSV200 controller (i.e., the controller NOT shown in this termination event's detailed information). NOTE: If that controller is not currently operating, the event of interest will not be available for viewing. 
<LI>Locate the termination event that occurred closest to the date and time shown in this termination event's detailed information and obtain that termination event's detailed information. NOTE: The termination event of interest will show a termination location and termination code that are identical to the other controller termination location and other controller termination code shown in this termination event. 
</UL>

Corrective Action Code:  6
Perform these steps to obtain the termination information associated with this controller event: 
<UL>
<LI>View the termination events of the HSV200 controller shown in this event's detailed information. NOTE: If that controller is not currently operating, the event of interest will not be available for viewing. 
<LI>Locate the termination event that occurred closest to the date and time shown in this event's detailed information and obtain that termination event's detailed information. NOTE: The termination event of interest will show software version, baselevel ID, and uptime information identical to that shown in this event's detailed information for the terminating controller. 
</UL>

Corrective Action Code:  7
A significant hardware detected fault occurred or a significant software inconsistency was detected. Accumulate information to report to HSV200 controller engineering.

Corrective Action Code:  8
A significant hardware detected fault occurred or a significant software inconsistency was detected. Accumulate information to report to HSV200 controller engineering.

Corrective Action Code:  9
Determine power loss cause and take appropriate action to ensure power is restored and maintained.

Corrective Action Code:  a
A portion of low memory is purposely set to produce an uncorrectable memory error in order to detect low memory access violations made by the HSV200 controller's software (e.g., access to memory address zero through an uninitialized pointer, etc.). Unfortunately, there is no method available for immediately distinguishing a low memory access violation from an uncorrectable memory error that occurs elsewhere in memory. However, the memory diagnostics that are executed following controller restart will immediately terminate HSV200 controller operation if any portion of memory is found defective. In that case perform corrective action [[20]]. If defective memory is not found during HSV200 controller restart and this termination event is again reported, the most likely cause is a software induced low memory access violation. In that case perform corrective action [[01]].

Corrective Action Code:  b
The GLUE eeprom on this HSV200 controller has been reprogrammed with new GLUE chip code. This HSV200 controller must be power cycled to complete the GLUE chip code update procedure. <P> In addition, this HSV200 controller's functional code has been updated. Controller operations will continue with the old functional code until the power cycle necessary to complete the GLUE chip code update is performed. NOTE: If a spontaneous termination of controller operations occurs before the controller's power is cycled, this HSV200 controller will be running new functional code with old GLUE code after the controller restarts which will result in a termination of controller operation. To recover from that situation this HSV200 controller must be power cycled. After doing so, this HSV200 controller will be running new functional code with new GLUE code after the controller restarts which will allow normal controller operations to resume.

Corrective Action Code: 20
Replace the HSV200 controller Field Replaceable Unit (FRU). Note that the FRU must be a single power supply type if so indicated in this event's detailed information.

Corrective Action Code: 22
Replace the "1" Battery Assembly Field Replaceable Unit (FRU)--i.e., the battery assembly closest to the cache battery door hinge. CAUTION: The information described in corrective action [[38]] must be understood before attempting a cache battery replacement.

Corrective Action Code: 23
Replace the "2" Battery Assembly Field Replaceable Unit (FRU)--i.e., the battery assembly farthest from the cache battery door hinge. CAUTION: The information described in corrective action [[38]] must be understood before attempting a cache battery replacement.

Corrective Action Code: 24
Replace the "1" Blower Assembly Field Replaceable Unit (FRU)-- i.e., the blower farthest from the blower door hinge.

Corrective Action Code: 25
Replace the "2" Blower Assembly Field Replaceable Unit (FRU)-- i.e., the blower closest to the blower door hinge.

Corrective Action Code: 26
Replace the "1" Blower/Power Supply Assembly Field Replaceable Unit (FRU)-- i.e., the blower/power supply closest to the cache battery door hinge.

Corrective Action Code: 27
Replace the "2" Blower/Power Supply Assembly Field Replaceable Unit (FRU)-- i.e., the blower/power supply farthest from the cache battery door hinge.

Corrective Action Code: 28
Reinstall the "1" Battery Assembly Field Replaceable Unit (FRU)--i.e., the battery assembly closest to the cache battery door hinge.

Corrective Action Code: 29
Reinstall the "2" Battery Assembly Field Replaceable Unit (FRU)--i.e., the battery assembly farthest from the cache battery door hinge.

Corrective Action Code: 2a
Reinstall the "1" Blower Assembly Field Replaceable Unit (FRU)-- i.e., the blower farthest from the blower door hinge.

Corrective Action Code: 2b
Reinstall the "2" Blower Assembly Field Replaceable Unit (FRU)-- i.e., the blower closest to the blower door hinge.

Corrective Action Code: 2c
Reinstall the "1" Blower/Power Supply Assembly Field Replaceable Unit (FRU)-- i.e., the blower/power supply closest to the cache battery door hinge, or restore AC power.

Corrective Action Code: 2d
Reinstall the "2" Blower/Power Supply Assembly Field Replaceable Unit (FRU)-- i.e., the blower/power supply farthest from the cache battery door hinge, or restore AC power.

Corrective Action Code: 2e
Reduce the ambient temperature in the vicinity of the indicated HSV200 controller.

Corrective Action Code: 2f
Ensure that both batteries in the indicated HSV200 controller are installed and functioning normally. A cache battery failure will be indicated by the red battery status LED located on the OCP display. If that LED is on, open the battery compartment door and check for the amber status LED in the lower right corner of each battery assembly. If the amber status LED is ONLY on in the battery assembly closest to the battery compartment door hinge, perform corrective action [[22]]. If the amber status LED is ONLY on in the battery assembly farthest from the cache battery door hinge, perform corrective action [[23]]. If the amber status LED is on in BOTH battery assemblies, perform [[22]] and [[23]] simultaneously.

Corrective Action Code: 30
GBIC SFF Serial ID Data check code failure. Corrective action: Try re-seating the GBIC, if failure persists, replace the GBIC, lastly perform corrective action [[20]].

Corrective Action Code: 36
The temperature on the HSV200 controller has become critical. Proceed with corrective action [[2e]] and restart the controller.

Corrective Action Code: 37
The temperature on the HSV200 controller could not be accurately determined possibly due to faulty operation of a temperature sensor or the temperature acquisition communication path. If the problem persists, perform Corrective Action [[20]].

Corrective Action Code: 38
Before performing cache battery replacement the following must be understood: 
<UL>
<LI>CAUTION: Never remove batteries from the controller while it is powered down. Replace a cache battery only when the controller power is on. 
<LI>CAUTION: If the amber status LED is on in both battery assemblies, both batteries must be removed before installing either of the new batteries. If one of the batteries is replaced while the other failed battery is still in the enclosure, the original failure may be propagated to the newly installed battery. To ensure there is no propagated failure, wait a minimum of 15 seconds after the removal of both batteries before inserting the new batteries. 
<LI>CAUTION: Never install a battery that was previously failed by any controller. 
<LI>NOTE: When installing a cache battery, the amber status LED will initially be on. The LED may remain on for up to two minutes, after which time it will turn off. 
<LI>NOTE: It will take several hours for the EVA controller to recognize a new battery as fully charged. If a pair of batteries has been replaced, this period will be noticeably longer. 
</UL>

Corrective Action Code: 39
If this event is an isolated occurrence, then no further action is necessary. If this event occurs more than once in a three month period, perform Corrective Action [[20]].

Corrective Action Code: 3a
Insert and re-seat the GBIC. If failure persists, replace the GBIC, or lastly perform Corrective Action [[20]].

Corrective Action Code: 3b
Isolated occurrences of this event may be safely ignored. If this event occurs more than once in a three month period, perform Corrective Action [[20]].

Corrective Action Code: 40
Replace the indicated physical disk drive.

Corrective Action Code: 41
Reinstall the indicated physical disk drive or install a drive blank.

Corrective Action Code: 42
Perform these steps in an attempt to clear the error: 
<UL>
<LI>Remove and reinstall the indicated physical disk drive. 
<LI>Observe the drive's status LEDs to ensure that the drive is operational. 
<LI>Observe the Drive Enclosure Environmental Monitoring Unit alphanumeric display to ensure the error no longer exists. 
</UL>If the error persists, perform Corrective Action [[40]].

Corrective Action Code: 43
Perform these steps in an attempt to clear the error: 
<UL>
<LI>Remove and reinstall the indicated physical disk drive into the leftmost empty bay, preferably in a different Drive Enclosure. 
<LI>If the error persists, perform Corrective Action [[89]]. 
<LI>If the error still persists, perform Corrective Action [[40]]. 
</UL>

Corrective Action Code: 44
A Fibre Channel port has failed. This may be caused by a failure on the indicated HSV200 controller, or the coprresponding Fibre Channel Switch. Proceed with corrective action [[01]].

Corrective Action Code: 46
Numerous failures have occurred while attempting to communicate with a particular Physical Disk Drive on a particular Fibre Channel port. The HSV200 controller will attempt to use an alternate Fibre Channel port to communicate with that Physical Disk Drive. If communication fails on the alternate Fibre Channel port, that Physical Disk Drive will be rendered inoperable. This is a preemptive action warning, no immediate action is necessary.

Corrective Action Code: 47
Dropped frames are potential indications of an impending Fibre Channel port or physical disk drive failure when they occur excessively. If frame drop becomes excessive, the indicated Fibre Channel port or the indicated physical disk drive will be placed in the inoperative state. This is a preemptive action warning, no immediate action is necessary.

Corrective Action Code: 48
Unexpected work from a physical disk drive is an indication of an impending drive failure. If unexpected work becomes excessive, the indicated physical disk drive will be placed in the inoperative state. This is a preemptive action warning, no immediate action is necessary.

Corrective Action Code: 49
Bad ALPAs are indications of an impending physical disk drive failure. If the number of bad ALPAs becomes excessive, the indicated physical disk drive will be placed in the inoperative state. This is a preemptive action warning, no immediate action is necessary.

Corrective Action Code: 4a
Unable to communicate through a Fibre Channel link to a Fibre Channel port. This may be caused by a missing Fibre connection to an HSV200 controller Host Port or Drive Enclosure, faulty GBIC, faulty Drive Enclosure, faulty Fibre Channel Cable, faulty Drive Enclosure I/O module, or faulty Fibre Channel Switch. This is a preemptive action warning, no immediate action is necessary.

Corrective Action Code: 4c
This event is probably a symptom of another problem. Check for failed Fibre Channel ports and multiple instances of this event. Also check for patterns, such as multiple occurrences of this event pertaining to physical disk drives on the same rack or loop. If this is an isolated occurrence of this event, ungroup the indicated physical disk drive and remove it from the system.

Corrective Action Code: 4d
Load the latest physical disk drive firmware superfile for the physical disk drive type shown in the SCSI Product ID of this event's detailed information. If no such superfile exists, the physical disk drive is unsupported, and should be ungrouped and removed. Using a superfile that updates the controller approved firmware table may be sufficient to correct the problem.

Corrective Action Code: 4e
This event is probably a symptom of another problem. Check for failed Fibre Channel ports and multiple instances of this event. Also check for patterns, such as multiple occurrences of this event pertaining to physical disk drives on the same rack or loop.

Corrective Action Code: 4f
Remove the indicated physical disk drive and install a drive blank.

Corrective Action Code: 50
Delete the indicated inoperative Snapshot Logical Disk.

Corrective Action Code: 51
Evaluate previously reported Physical Device, Device Enclosure, and Logical Disk events to determine root cause and corrective action.

Corrective Action Code: 52
Delete the indicated inoperative Logical Disk, unless an instant restore operation is possible.

Corrective Action Code: 5f
Unable to communicate to the destination controllers, or through a specific path to the destination. Check to see if the destination controllers have malfunctioned, and perform the repair actions indicated in event reports found for the destination controllers. In addition, check for a malfunction that may have occurred in the Fibre Channel fabric between the sites.

Corrective Action Code: 60
Unable to communicate to the indicated source virtual disk, because the virtual disk or another member in the Data Replication Group malfunctioned. Perform the repair actions indicated in event reports found for that source virtual disk or another virtual disk member in that Data Replication Group.

Corrective Action Code: 61
Unable to communicate to the indicated destination virtual disk on the remote Storage System because the virtual disk malfunctioned. Perform the repair actions indicated in event reports found for that destination virtual disk on the remote Storage System.

Corrective Action Code: 62
The Data Replication Log for the specified Data Replication Group has insufficient space to grow the log. A copy resynchronization will be started when data replication can resume. Evaluate whether sufficient disk storage has been made available for the log to grow in capacity. If necessary, add new volumes to the Disk Group.

Corrective Action Code: 63
The Data Replication Source Site and the Data Replication Destination Site cannot communicate because the software versions are incompatible. Communication will automatically continue when both sites are at compatible software levels.

Corrective Action Code: 64
Check the Data Replication Destination Site for problems with physical disk drives or fibre channel loops. The Data Replication Destination Site may also be temporarily experiencing higher than usual levels of disk related activity.

Corrective Action Code: 65
Check the Data Replication Destination Site for slow or no response for this Data Replication Group. If this is not the case then restart the Data Replication Destination Site controllers. Then restart the Data Replication Source Site controllers.

Corrective Action Code: 66
Check both the Data Replication Source Site and the Data Replication Destination Site for slow or no response for this Data Replication Group. If this is not the case then restart the Data Replication Source Site controllers. IF you have already taken this action and are receiving this event for a second time then restart the Data Replication Destination Site controllers instead.

Corrective Action Code: 67
Check link speed and quality between the Data Replication Source Site controllers and the Data Replication Destination Site controllers.

Corrective Action Code: 68
Reduce the number of controller pairs on the fabric to the supported maximum.

Corrective Action Code: 69
Check fabric switch settings and inter site link quality between the Data Replication Source Site controllers and the Data Replication Destination Site controllers.

Corrective Action Code: 80
Perform these steps in an attempt to clear the error: 
<UL>
<LI>Remove and reinstall the indicated drive enclosure power supply. 
<LI>Observe the power supply/blower status LED to ensure that the power supply is operational. 
<LI>Observe the Drive Enclosure Environmental Monitoring Unit alphanumeric display to ensure that the error no longer exists. 
</UL>If the error persists, immediately (within 7 minutes) perform Corrective Action [[81]]. If that action cannot be performed immediately, perform Corrective Action [[85]] immediately.

Corrective Action Code: 81
Replace the indicated drive enclosure power supply. Hewlett-Packard recommends not removing a defective drive enclosure power supply until a replacement drive enclosure power supply is available.

Corrective Action Code: 82
Perform these steps in an attempt to clear the error: 
<UL>
<LI>Remove and reinstall the indicated drive enclosure blower. 
<LI>Observe the power supply/blower status LED to ensure that the blower is operational. 
<LI>Observe the Drive Enclosure Environmental Monitoring Unit alphanumeric display to ensure that the error no longer exists. 
</UL>If the error persists, perform Corrective Action [[83]].

Corrective Action Code: 83
Replace the indicated drive enclosure blower. CAUTION: Removing a blower automatically closes flaps over the power supply blower opening. However, the air flow within the enclosure changes and can cause an over temperature condition. Hewlett-Packard recommends not removing a defective blower until a replacement blower is available.

Corrective Action Code: 84
Immediately replace one of the missing drive enclosure blowers. The other blower should be replaced as soon as possible. If a blower is not available for immediate replacement, perform Corrective Action [[85]] immediately.

Corrective Action Code: 85
If the problem cannot be corrected, the Enterprise Virtual Array should be shut down to: 
<UL>
<LI>Flush data from the controllers. 
<LI>Shut down the drive enclosures. 
<LI>Shut down the controllers. 
</UL>CAUTION: This is a drastic measure that will stop all Enterprise Virtual Array operations. Hewlett-Packard recommends using this procedure only when necessary to protect a drive enclosure from overheating or to clear drive enclosure errors that cannot otherwise be cleared.

Corrective Action Code: 86
If the indicated drive enclosure element's temperature sensor is high, follow these steps to correct the over temperature condition: 
<UL>
<LI>Ensure that all elements are properly installed to maintain proper air flow. 
<LI>Ensure that nothing is obstructing the air flow at either the front of the enclosure or the rear of the blower. 
<LI>Ensure that both blowers are operating properly (the LEDs are on) and neither blower is operating at high speed. If a blower appears to be defective, perform Corrective Action [[83]]. 
<LI>Verify that the ambient temperature is within the range +10C to +35C (+50F to +95F). Adjust as necessary. 
</UL>If the indicated drive enclosure element's temperature sensor is low, follow this step to correct the below temperature condition: 
<UL>
<LI>Verify that the ambient temperature is within the range +10C to +35C (+50F to +95F). Adjust as necessary. 
</UL>After performing the actions described above observe the Drive Enclosure Environmental Monitoring Unit alphanumeric display to ensure that the error no longer exists.

Corrective Action Code: 87
Immediately perform Corrective Action [[86]]. If the problem persists after performing those actions, perform Corrective Action [[85]] immediately.

Corrective Action Code: 88
Reset the indicated Drive Enclosure Environmental Monitoring Unit using the following procedure: 
<UL>
<LI>Firmly grasp the Drive Enclosure Environmental Monitoring Unit mounting handle and pull the Drive Enclosure Environmental Monitoring Unit partially out of the enclosure. <P> IMPORTANT: You do not need to remove the Drive Enclosure Environmental Monitoring Unit from the enclosure, nor to disconnect the cables. You must avoid putting any strain on the cables or connectors. 
<LI>Wait 30 seconds, and then push the Drive Enclosure Environmental Monitoring Unit in and fully seat the element in the backplane. The Drive Enclosure Environmental Monitoring Unit should display any enclosure condition report within two minutes. 
<LI>Observe the Drive Enclosure Environmental Monitoring Unit alphanumeric display to ensure that the error no longer exists. 
</UL>If the problem persists, perform Corrective Action [[89]].

Corrective Action Code: 89
Replace the indicated Drive Enclosure Environmental Monitoring Unit.

Corrective Action Code: 8a
The Drive Enclosure Environmental Monitoring Unit attempts to automatically correct this type of error. If the problem persists after one minute has elapsed, perform Corrective Action [[89]].

Corrective Action Code: 8b
Perform these steps in an attempt to clear the error: 
<UL>
<LI>Perform Corrective Action [[88]] with the exception of performing Corrective Action [[89]] if the problem persists. 
<LI>If resetting the Drive Enclosure Environmental Monitoring Unit did not correct the problem, perform Corrective Action [[8d]] to initialize the drive enclosure. 
</UL>If the problem still persists, then perform Corrective Action [[89]].

Corrective Action Code: 8c
The Drive Enclosure Environmental Monitoring Unit attempts to automatically correct this type of error. If the problem persists after one minute has elapsed, perform Corrective Action [[8b]].

Corrective Action Code: 8d
Initialize the indicated drive enclosure by: 
<UL>
<LI>Disconnecting the AC power cords from both power supplies. CAUTION: This is a dramatic measure that will result in data being unavailable until power is reapplied. 
<LI>Reconnecting the AC power cords to both power supplies. 
</UL>

Corrective Action Code: 8e
This error may be caused by a defective drive enclosure address bus cable, an incorrectly connected cable, or a defective enclosure address bus junction box. Perform these steps in an attempt to clear the error: 
<UL>
<LI>Remove and reconnect the cable between the address bus junction box and the Drive Enclosure Environmental Monitoring Unit. 
<LI>Observe the Drive Enclosure Environmental Monitoring Unit to ensure the error is corrected. 
<LI>If the problem is not corrected, remove and reinstall the bottom and top terminators, and all the junction box-to-junction box cables. 
<LI>Observe the Drive Enclosure Environmental Monitoring Unit to ensure the error is corrected. 
<LI>If the problem is not corrected, perform Corrective Action [[88]]. 
</UL>

Corrective Action Code: 8f
Perform these steps in an attempt to clear the error: 
<UL>
<LI>If one of the drive enclosure power supplies has remained powered on, replace the power supply that remains on. 
<LI>If both power supplies remain on, check Drive Enclosure Environmental Monitoring Unit communications with all drive enclosure components. 
<LI>If the Drive Enclosure Environmental Monitoring Unit is unable to communicate, individually replace drive enclosure power supplies, I/O modules, and the Drive Enclosure Environmental Monitoring Unit until the problem is resolved. 
<LI>If component replacement does not resolve the problem, replace the drive enclosure. 
</UL>

Corrective Action Code: 90
Perform these steps in an attempt to clear the error: 
<UL>
<LI>Check if one of the HSV200 controllers has suffered a power failure. If so, perform Corrective Action [[09]]. 
<LI>Check all the transceivers and cables to ensure they are properly connected. Reseat any that are not properly connected. 
<LI>Observe the Drive Enclosure Environmental Monitoring Unit to ensure the error is corrected. 
<LI>If the problem is not corrected, check all the transceivers on the loop to ensure that they are drive enclosure I/O module compatible. Replace any transceivers that are found to be incompatible. 
<LI>Observe the Drive Enclosure Environmental Monitoring Unit to ensure the error is corrected. 
<LI>If the problem is not corrected, replace the input cable connected to the indicated transceiver. 
<LI>Observe the Drive Enclosure Environmental Monitoring Unit to ensure the error is corrected. 
<LI>If the problem is not corrected, replace both transceivers attached to the cable that is connected to the indicated transceiver. 
</UL>

Corrective Action Code: 91
Replace the indicated drive enclosure.

Corrective Action Code: 92
The Drive Enclosure Environmental Monitoring Unit attempts to automatically correct this type of error. If the problem persists after one minute has elapsed, perform Corrective Action [[91]].

Corrective Action Code: 93
Replace the indicated drive enclosure I/O module.

Corrective Action Code: 94
The Drive Enclosure Environmental Monitoring Unit attempts to automatically correct this type of error. If the problem persists after one minute has elapsed, perform Corrective Action [[93]].

Corrective Action Code: 95
Reset the indicated device enclosure I/O module using the following procedure: 
<UL>
<LI>Remove the I/O module. 
<LI>Reinsert the I/O module. 
<LI>Observe the Drive Enclosure Environmental Monitoring Unit alphanumeric display to ensure that the error no longer exists. 
</UL>If the problem persists, perform Corrective Action [[93]].

Corrective Action Code: 96
The Drive Enclosure Environmental Monitoring Unit has requested new Drive Enclosure Environmental Monitoring Unit code. The code could not be found. Upgrade with the latest revision of the Drive Enclosure Environmental Monitoring Unit code update.

Corrective Action Code: 97
Ensure all HSV200 controllers are connected to the enclosure address bus. If all controllers are connected, then replace the Y-cable and restart the controllers.

Corrective Action Code: 98
Reduce the number of drive enclosures.

Corrective Action Code: 99
Ensure that each drive enclosure I/O module is connected to the correct Fibre Channel port.

Corrective Action Code: 9a
Ensure A/C input to the rack PDU is intact, otherwise perform [[81]].

Corrective Action Code: 9b
If the element is not redetected within 10 minutes, the indicated Drive Enclosure Environmental Monitoring Unit may need to be replaced. The problem may be caused by the controller not being able to communicate with the drives in this enclosure for reasons that are unrelated to the Drive Enclosure Environmental Monitoring Unit.

Corrective Action Code: 9c
Ungroup and replace the physical disk drive. If this does not correct the problem, replace the Drive Enclosure Environmental Monitoring Unit and power cycle the physical disk drive. If the problem is persistent, replace Device Enclosure.

Corrective Action Code: b4
Add new volumes to the Disk Group or increase the Disk Group occupancy alarm level threshold.

Corrective Action Code: b5
Add new volumes to the Disk Group or delete unwanted logical disks from Disk Group.

Corrective Action Code: b6
To restore the Disk Group to a Single Point of Failure Robust Configuration add more physical disk drives or rearrange the existing Single Point of Failure Robust Configuration to ensure the physical disk drives members are on different Fibre Channel device enclosures.

Corrective Action Code: b9
Evaluate previously reported events associated with this HSV200 controller to determine root cause and corrective action.

Corrective Action Code: ba
Check to see if this HSV200 controller has suffered a power failure. If so, perform Corrective Action [[09]]. Otherwise, perform Corrective Action [[b9]].

Corrective Action Code: bf
Evaluate previously reported Device or Device Enclosure events that related to the Physical Disk Drive that is associated with this Volume to determine root cause and corrective action.

Corrective Action Code: c3
Evaluate previously reported Device, Device Enclosure, and Host events to determine root cause and corrective action. If the problem persists, follow Corrective Action [[20]].

Corrective Action Code: c4
Load the latest physical disk drive firmware superfile for the physical disk drive type shown in the SCSI Product ID of this event's detailed information. If no such superfile exists, the physical disk drive is unsupported, and should be ungrouped and removed. Using a superfile that updates the controller approved firmware table may be sufficient to correct the problem.

Corrective Action Code: c5
Check enclosure address bus cable connections between Drive Enclosure Environmental Monitoring Unit and nodes. If cabling is not the problem, the node or Drive Enclosure Environmental Monitoring Unit may need to be replaced.

Corrective Action Code: c8
Replace the "0" Battery Assembly Field Replaceable Unit (FRU)--i.e., the upper left battery assembly. CAUTION: The information described in corrective action [[d1]] must be understood before attempting a cache battery replacement.

Corrective Action Code: c9
Replace the "1" Battery Assembly Field Replaceable Unit (FRU)--i.e., the lower left battery assembly. CAUTION: The information described in corrective action [[d1]] must be understood before attempting a cache battery replacement.

Corrective Action Code: ca
Replace the "2" Battery Assembly Field Replaceable Unit (FRU)--i.e., the upper right battery assembly. CAUTION: The information described in corrective action [[d1]] must be understood before attempting a cache battery replacement.

Corrective Action Code: cb
Replace the "3" Battery Assembly Field Replaceable Unit (FRU)--i.e., the lower right battery assembly. CAUTION: The information described in corrective action [[d1]] must be understood before attempting a cache battery replacement.

Corrective Action Code: cc
Reinstall the "0" Battery Assembly Field Replaceable Unit (FRU)--i.e., the upper left battery assembly.

Corrective Action Code: cd
Reinstall the "1" Battery Assembly Field Replaceable Unit (FRU)--i.e., the lower left battery assembly.

Corrective Action Code: ce
Reinstall the "2" Battery Assembly Field Replaceable Unit (FRU)--i.e., the upper right battery assembly.

Corrective Action Code: cf
Reinstall the "3" Battery Assembly Field Replaceable Unit (FRU)--i.e., the lower right battery assembly.

Corrective Action Code: d0
Ensure the required number of batteries in the indicated HSV200 controller are installed and functioning normally. Each battery assembly has a green LED located to the side of a battery symbol label and an amber LED located to the side of a caution symbol label. A cache battery failure will be indicated when the amber LED is on and the green LED is off. If the upper left battery assembly is failed, perform corrective action [[c8]]. If the lower left battery assembly is failed, perform corrective action [[c9]]. If the upper right battery assembly is failed, perform corrective action [[ca]]. If the lower right battery assembly is failed, perform corrective action [[cb]].

Corrective Action Code: d1
Before performing cache battery replacement the following must be understood: 
<UL>
<LI>CAUTION: Never remove batteries from the controller while it is powered down. Replace a cache battery only when the controller power is on. 
<LI>CAUTION: Never install a battery that was previously failed by any controller. 
<LI>NOTE: When installing a cache battery, the amber status LED will initially be on after insertion. It will remain on for several seconds while initial battery integrity is checked, after which time it will turn off. 
<LI>NOTE: It will take several hours for the EVA controller to recognize a new battery as fully charged.
</UL>

Corrective Action Code: d2
Replace the "0" Blower Assembly Field Replaceable Unit (FRU)-- i.e., the top blower.

Corrective Action Code: d3
Replace the "1" Blower Assembly Field Replaceable Unit (FRU)-- i.e., the bottom blower.

Corrective Action Code: d4
Reinstall the "0" Blower Assembly Field Replaceable Unit (FRU)-- i.e., the top blower.

Corrective Action Code: d5
Reinstall the "1" Blower Assembly Field Replaceable Unit (FRU)-- i.e., the bottom blower.

Corrective Action Code: d6
Verify AC connection integrity of "0" Power Supply Assembly Field Replaceable Unit (FRU)-- i.e., the left power supply. Replace assembly if AC connection is good and malfunction persists.

Corrective Action Code: d7
Verify AC connection integrity of "1" Power Supply Assembly Field Replaceable Unit (FRU)-- i.e., the right power supply. Replace assembly if AC connection is good and malfunction persists.

Corrective Action Code: d8
Reinstall the "0" Power Supply Assembly Field Replaceable Unit (FRU)-- i.e., the left power supply.

Corrective Action Code: d9
Reinstall the "1" Power Supply Assembly Field Replaceable Unit (FRU)-- i.e., the right power supply.

Corrective Action Code: da
If this event is an isolated occurrence, then no further action is necessary. Perform these steps in an attempt to clear persistent occurrences: 
<UL>
<LI>If this event persistently occurs for each installed battery brick in the controller, then verify the correct SDC version is installed. 
<LI>If this event persistently occurs for the "0" Battery Assembly, perform Corrective Action [[c8]]. 
<LI>If this event persistently occurs for the "1" Battery Assembly, perform Corrective Action [[c9]]. 
<LI>If this event persistently occurs for the "2" Battery Assembly, perform Corrective Action [[ca]]. 
<LI>If this event persistently occurs for the "3" Battery Assembly, perform Corrective Action [[cb]]. 
<LI>If all previous steps fail to stop event from occurring, perform Corrective Action [[01]] 
</UL>

Corrective Action Code: db
This event indicates a SLAVE ROHS compliant controller is being force loaded from the MASTER with code that is inappropriate for this hardware. This will continue until this controller is made MASTER or the current master is upgraded to the appropriate level of code that will run on both controllers.

SOFTWARE COMPONENT ID CODES:

Software Component ID Code:  1
Executive Services

Software Component ID Code:  2
Cache Management Component

Software Component ID Code:  3
Storage System State Services

Software Component ID Code:  4
Fault Manager

Software Component ID Code:  6
Fibre Channel Services

Software Component ID Code:  7
Container Services

Software Component ID Code:  8
Raid Services

Software Component ID Code:  9
Storage System Management Interface

Software Component ID Code:  b
System Services (DFP, XMFC, etc. processing)

Software Component ID Code:  c
Data Replication Manager Component

Software Component ID Code:  d
Disk Enclosure Environmental Monitoring Unit Services

Software Component ID Code:  e
System Data Center

Software Component ID Code: 42
Host Port

Software Component ID Code: 83
Diagnostic Operations Generator

Software Component ID Code: 84
Diagnostic Runtime Services (Scrubbing, UPS, temp/battery/voltage monitoring, etc.)

EVENT CODES:

Event Code: 0102000d
Severity: Normal -- informational in nature. A time change occurred.

Event Code: 0300200a
Severity: Critical -- failure or failure imminent. An HSV200 controller has failed in communicating with the Cabinet (Rack) Bus Interface Controller.

Event Code: 0301400b
Severity: Critical -- failure or failure imminent. A physical disk drive has been rendered inoperable.

Event Code: 03024f0b
Severity: Warning -- not failed but attention recommended or required. A physical disk drive will not be used because the maximum number of physical disk drives already exist in the current Storage System.

Event Code: 0303000a
Severity: Normal -- informational in nature. An HSV200 controller has begun booting.

Event Code: 0304000a
Severity: Normal -- informational in nature. An HSV200 controller has finished the process of bringing the Storage System online.

Event Code: 0305000a
Severity: Normal -- informational in nature. An HSV200 controller has been joined into the Storage System.

Event Code: 0306000a
Severity: Normal -- informational in nature. An HSV200 controller has been ousted from the Storage System.

Event Code: 0307000a
Severity: Normal -- informational in nature. An HSV200 controller is now the Storage System Master.

Event Code: 0308000a
Severity: Normal -- informational in nature. An HSV200 controller has been brought into the Storage System.

Event Code: 03090018
Severity: Normal -- informational in nature. The Redundant Storage Set has started migrating members.

Event Code: 030a0018
Severity: Normal -- informational in nature. The Redundant Storage Set has finished migrating members.

Event Code: 030b4f0b
Severity: Warning -- not failed but attention recommended or required. A physical disk drive has failed during Storage System realization.

Event Code: 030c001e
Severity: Normal -- informational in nature. The DebugFlags and/or PrintFlags have changed.

Event Code: 030d001e
Severity: Normal -- informational in nature. Process with work during CSM reset:

Event Code: 030e070b
Severity: Warning -- not failed but attention recommended or required. About to write ID block to wrong physical disk drive.

Event Code: 030f001e
Severity: Normal -- informational in nature. RoHS Status of the HSV200 controller has been determined.

Event Code: 0310001f
Severity: Normal -- informational in nature. A Storage System Virtual Disk has changed controller mastership.

Event Code: 03114420
Severity: Critical -- failure or failure imminent. A Fibre Channel Switch responded to a fabric port login. The corresponding device Fibre Channel port on the specified HSV200 controller has been failed.

Event Code: 03120021
Severity: Normal -- informational in nature. A Logical Disk attach operation has completed. Refer to event details for completion status.

Event Code: 03130021
Severity: Normal -- informational in nature. A snapclone Logical Disk has completed the unsharing operation.

Event Code: 03140021
Severity: Normal -- informational in nature. A mirror clone Logical Disk has completed the detach operation.

Event Code: 03150021
Severity: Normal -- informational in nature. A mirror clone Logical Disk has completed the fracture operation.

Event Code: 03160021
Severity: Normal -- informational in nature. A mirror clone Logical Disk has completed the synchronization operation.

Event Code: 03170021
Severity: Normal -- informational in nature. A Logical Disk has completed the instant restore operation.

Event Code: 0400031c
Severity: Undetermined -- more information needed to determine severity. HSV200 controller operation was terminated due to an unrecoverable event detected by either software or hardware or due to an action initiated via the Storage System Management Interface.

Event Code: 0401031c
Severity: Undetermined -- more information needed to determine severity. This HSV200 controller has received a last gasp message from another HSV200 controller prior to it terminating operation.

Event Code: 04020101
Severity: Critical -- failure or failure imminent. A machine check occurred while a termination event was being processed.

Event Code: 04030102
Severity: Critical -- failure or failure imminent. An unexpected event occurred while a termination event was being processed.

Event Code: 04040003
Severity: Normal -- informational in nature. The Storage System Event Log validation completed successfully.

Event Code: 04050003
Severity: Normal -- informational in nature. The Storage System Event Log validation failed.

Event Code: 04060803
Severity: Normal -- informational in nature. Local event reports were lost due to an insufficient supply of Event Log Packets on this HSV200 controller.

Event Code: 04070803
Severity: Normal -- informational in nature. Remote event reports were lost due to an insufficient supply of Event Log Packets on this HSV200 controller.

Event Code: 04080003
Severity: Normal -- informational in nature. The Storage System Termination Event Log has become inaccessible.

Event Code: 04090003
Severity: Normal -- informational in nature. The Storage System Termination Event Log validation completed successfully.

Event Code: 040a0003
Severity: Normal -- informational in nature. The Storage System Termination Event Log validation failed.

Event Code: 040b0003
Severity: Normal -- informational in nature. The Storage System Termination Event Log has been updated with the termination event information obtained from the HSV200 controller that is not the Storage System Master.

Event Code: 040c0803
Severity: Normal -- informational in nature. The Fault Manager on the Storage System Master received an invalid Event Information Packet from the remote Fault Manager.

Event Code: 040d0003
Severity: Normal -- informational in nature. The Fault Manager operation was made quiescent.

Event Code: 040e031c
Severity: Undetermined -- more information needed to determine severity. An HSV200 controller sent a last gasp message prior to terminating operation with an indication that both HSV200 controllers should terminate operation.

Event Code: 040f0003
Severity: Normal -- informational in nature. This HSV200 controller sent its termination event information to the HSV200 controller that is the Storage System Master.

Event Code: 04100803
Severity: Normal -- informational in nature. Event reports were lost due to an insufficient supply of ISR Event Log Packets on the HSV200 controller that is the Storage System Master.

Event Code: 04110803
Severity: Normal -- informational in nature. Event reports were lost due to an insufficient supply of ISR Event Log Packets on the HSV200 controller that is not the Storage System Master.

Event Code: 04120003
Severity: Normal -- informational in nature. The last event reporting interval has changed or last event reporting has been enabled or disabled.

Event Code: 04130003
Severity: Normal -- informational in nature. Storage System event reporting is still active.

Event Code: 0414031d
Severity: Undetermined -- more information needed to determine severity. HSV200 controller operation was terminated due to an unrecoverable event detected by either software or hardware or due to an action initiated via the Storage System Management Interface.

Event Code: 0415031d
Severity: Undetermined -- more information needed to determine severity. This HSV200 controller has received a last gasp message from another HSV200 controller prior to it terminating operation.

Event Code: 0416031d
Severity: Undetermined -- more information needed to determine severity. An HSV200 controller sent a last gasp message prior to terminating operation with an indication that both HSV200 controllers should terminate operation.

Event Code: 04180003
Severity: Normal -- informational in nature. The Manufacturing Event Analysis Log validation completed successfully.

Event Code: 04190003
Severity: Normal -- informational in nature. The Manufacturing Event Analysis Log validation failed.

Event Code: 041a031c
Severity: Undetermined -- more information needed to determine severity. An error condition was encountered while this HSV200 controller's Last Termination Event information was being processed.

Event Code: 041b031d
Severity: Undetermined -- more information needed to determine severity. An error condition was encountered while this HSV200 controller's Last Termination Event information was being processed.

Event Code: 06000009
Severity: Normal -- informational in nature. A physical disk drive has reported that it has exceeded its failure prediction threshold.

Event Code: 06014a08
Severity: Warning -- not failed but attention recommended or required. A Fibre Channel port on the HSV200 controller has failed to respond.

Event Code: 06020009
Severity: Normal -- informational in nature. A physical disk drive has reported a check condition error.

Event Code: 06034713
Severity: Warning -- not failed but attention recommended or required. An exchange sent to a physical disk drive or another HSV200 controller via the mirror port or a Fibre Channel port has timed out.

Event Code: 06044812
Severity: Warning -- not failed but attention recommended or required. Work was unexpectedly sent to this HSV200 controller by a physical disk drive or another HSV200 controller.

Event Code: 06054909
Severity: Warning -- not failed but attention recommended or required. Work has been sent to a physical disk drive or another HSV200 controller via the mirror port but it did not respond.

Event Code: 06074709
Severity: Warning -- not failed but attention recommended or required. A Target Discovery Service Descriptor exchange sent to a physical disk drive has timed out.

Event Code: 06080007
Severity: Normal -- informational in nature. An excessive number of link errors were detected on a HSV200 controller's Fibre Channel port. This informational event is triggered by the occurrence of an excessive number of Tachyon chip link status errors detected within a particular link status error type.

Event Code: 06090013
Severity: Normal -- informational in nature. A physical disk drive has reported numerous failure prediction threshold exceeded errors.

Event Code: 060a0013
Severity: Normal -- informational in nature. A physical disk drive has reported numerous check condition errors.

Event Code: 060b4709
Severity: Warning -- not failed but attention recommended or required. A non-data exchange sent to a physical disk drive has timed out.

Event Code: 060c0013
Severity: Normal -- informational in nature. A loop switch has been detected on a Fibre Channel port.

Event Code: 060d0013
Severity: Normal -- informational in nature. The location of a physical disk drive previously reported as unknown is now known.

Event Code: 060e9613
Severity: Critical -- failure or failure imminent. A Drive Enclosure Environmental Monitoring Unit requested a code update but the code update could not be found, so the update was not performed.

Event Code: 060f4013
Severity: Critical -- failure or failure imminent. The Drive Enclosure Environmental Monitoring Unit is able to communicate with a physical disk drive but this HSV200 controller is unable to communicate with that physical disk drive on the Fibre Channel bus.

Event Code: 06109b13
Severity: Undetermined -- more information needed to determine severity. An HSV200 controller is unable to communicate with this Drive Enclosure Environmental Monitoring Unit.

Event Code: 06120008
Severity: Normal -- informational in nature. The retry count for a task assigned to a Drive Enclosure Environmental Monitoring Unit has been exhausted.

Event Code: 06130013
Severity: Normal -- informational in nature. A Drive Enclosure Environmental Monitoring Unit is able to communicate with this HSV200 controller.

Event Code: 06149813
Severity: Critical -- failure or failure imminent. There are too many drive enclosures attached to a Fibre Channel port.

Event Code: 06159913
Severity: Critical -- failure or failure imminent. The cable connected to the I/O module is attached to the wrong Fibre Channel port.

Event Code: 06169713
Severity: Critical -- failure or failure imminent. An HSV200 controller does not have an address on the enclosure address bus.

Event Code: 06180013
Severity: Normal -- informational in nature. A Drive Enclosure Environmental Monitoring Unit has begun updating its code. Do not power down this drive enclosure until the code update has completed.

Event Code: 06190013
Severity: Normal -- informational in nature. A Drive Enclosure Environmental Monitoring Unit has completed updating its code. It is now safe to power down this drive enclosure.

Event Code: 061a0009
Severity: Normal -- informational in nature. A physical disk drive has exceeded its soft error threshold.

Event Code: 061b0013
Severity: Normal -- informational in nature. An HSV200 controller now has an address on the enclosure address bus.

Event Code: 061c4709
Severity: Warning -- not failed but attention recommended or required. An outbound frame targeted to a physical disk drive has timed out.

Event Code: 061d4709
Severity: Warning -- not failed but attention recommended or required. A Fibre Channel exchange to a physical disk drive has completed but is missing data.

Event Code: 061e4c13
Severity: Critical -- failure or failure imminent. An HSV200 controller has detected only one port of a Fibre Channel device.

Event Code: 061f0013
Severity: Normal -- informational in nature. A previously reported Fibre Channel device with only one port has been corrected and redundancy has been restored.

Event Code: 06204013
Severity: Critical -- failure or failure imminent. An unsupported Fibre Channel device has been detected. The device has been failed to prevent possible data corruption or system instability.

Event Code: 06210013
Severity: Normal -- informational in nature. A Fibre Channel device with incorrect block size has been detected.

Event Code: 06230013
Severity: Normal -- informational in nature. An HSV200 controller is about to retry a failed port.

Event Code: 06240013
Severity: Normal -- informational in nature. An HSV200 controller has successfully retried a failed port.

Event Code: 06254313
Severity: Critical -- failure or failure imminent. A Drive Enclosure Environmental Monitoring Unit has failed to assign a hard address to a physical disk drive on the loop.

Event Code: 06268913
Severity: Critical -- failure or failure imminent. A Drive Enclosure Environmental Monitoring Unit has failed to assign an address to a physical disk drive on the loop. This has occurred because another physical disk drive has already obtained this AL_PA.

Event Code: 06270113
Severity: Critical -- failure or failure imminent. A Drive Enclosure Environmental Monitoring Unit has failed to assign address(s) to a physical disk drive on the loop. Soft addressing was detected for this enclosure.

Event Code: 06280008
Severity: Normal -- informational in nature. The retry count for an OB task assigned to a Drive Enclosure Environmental Monitoring Unit has been exhausted.

Event Code: 06290009
Severity: Normal -- informational in nature. The HSV200 controller has sent a Basic Link Service command Abort Sequence Frame.

Event Code: 062a0009
Severity: Normal -- informational in nature. The HSV200 controller has sent an Extended Link Service command Reinstate Recovery Qualifier.

Event Code: 062b4004
Severity: Critical -- failure or failure imminent. A physical disk drive was bypassed rendering it unusable.

Event Code: 062c0012
Severity: Normal -- informational in nature. One or more media defects were detected on a physical disk drive.

Event Code: 062d0012
Severity: Normal -- informational in nature. An HSV200 controller issued a directed LIP to an arbitrated loop physical address.

Event Code: 062e0012
Severity: Normal -- informational in nature. An HSV200 controller has detected loop receiver failures.

Event Code: 06304e13
Severity: Critical -- failure or failure imminent. An HSV200 controller has detected only one port of all Fibre Channel devices in an enclosure.

Event Code: 06310013
Severity: Normal -- informational in nature. A previously reported Fibre Channel device enclosure with only one port has been corrected and redundancy has been restored.

Event Code: 06324e13
Severity: Critical -- failure or failure imminent. An HSV200 controller has detected only one port of all Fibre Channel devices on a loop.

Event Code: 06330013
Severity: Normal -- informational in nature. A previously reported Fibre Channel loop with only one port has been corrected and redundancy has been restored.

Event Code: 06340013
Severity: Normal -- informational in nature. An HSV200 controller has been told to enable a device port, and that device port was not disabled during boot diagnostics.

Event Code: 06354d04
Severity: Critical -- failure or failure imminent. An unrecognized Fibre Channel physical disk drive firmware revision has been detected by the physical disk drive firmware load process.

Event Code: 06364d04
Severity: Critical -- failure or failure imminent. An unsupported Fibre Channel physical disk drive firmware revision has been detected by the physical disk drive firmware load process.

Event Code: 0637c404
Severity: Normal -- informational in nature. A Fibre Channel physical disk drive firmware revision has been detected by the physical disk drive firmware load process that is later than the latest known supported revision.

Event Code: 0638c404
Severity: Normal -- informational in nature. A Fibre Channel physical disk drive firmware revision has been detected by the physical disk drive firmware load process that has a newer supported revision available.

Event Code: 06394008
Severity: Critical -- failure or failure imminent. The HSV200 controller bypassed a device bay in an attempt to restore loop operability. Replace this drive only if the Loop Recovery algorithm did not abort.

Event Code: 063a0008
Severity: Normal -- informational in nature. The HSV200 controller is attempting to recover devices on the indicated ports.

Event Code: 063b0008
Severity: Normal -- informational in nature. The HSV200 controller has finished error recovery attempts on the indicated ports.

Event Code: 063c0008
Severity: Normal -- informational in nature. The HSV200 controller been requested to unbypass device bays on the indicated port. Loop recovery incomplete.

Event Code: 063d9b09
Severity: Undetermined -- more information needed to determine severity. The HSV200 controller has detected a enclosure on the enclosure address bus that does not have a Fibre Channel connection.

Event Code: 063ec513
Severity: Critical -- failure or failure imminent. The HSV200 controller has detected an enclosure on the Fibre Channel but is unable to communicate with the Drive Enclosure Environmental Monitoring Unit on the enclosure address bus or the Drive Enclosure Environmental Monitoring Unit is reporting an invalid enclosure number.

Event Code: 063f9c13
Severity: Warning -- not failed but attention recommended or required. A physical disk drive is using an improper protocol to attempt communication with an Drive Enclosure Environmental Monitoring Unit. The physical disk drive identified in the device field has stopped communicating with the HSV200 controller.

Event Code: 06404d04
Severity: Critical -- failure or failure imminent. A Fibre Channel physical disk drive that has new capabilities has been detected. The physical disk drive has properties that may or may not be compatible with this release of Enterprise Virtual Array firmware -- the drive will be prevented from being used until the Approved Drive Firmware table has been updated to allow it.

Event Code: 06410017
Severity: Normal -- informational in nature. The device loop configuration has changed on a HSV200 controller's Fibre Channel port. This informational event contains a page of the newly genereated fibre channel loop map. Devices are listed in loop order using their ALPAs.

Event Code: 06420009
Severity: Normal -- informational in nature. A user command has been sent to a physical disk drive.

Event Code: 06440008
Severity: Normal -- informational in nature. An HSV200 controller is evaluating the next drive enclosure in the Loop Recovery Process.

Event Code: 06450008
Severity: Normal -- informational in nature. An HSV200 controller has identified a starting point for the Loop Recovery Process. It does not mean this drive is defective.

Event Code: 06460008
Severity: Normal -- informational in nature. An HSV200 controller has determined the CAB bus is not usable at this time. A loop recovery operation will not be intitated.

Event Code: 06480008
Severity: Normal -- informational in nature. An HSV200 controller experienced the failure of an EMU unbypass operation during loop recovery. User should evaluate any bypassed drives that were not identified as loop disrupters during the recovery for possible re-introduction into the system.

Event Code: 06490008
Severity: Normal -- informational in nature. The HSV200 controller is attempting to recover devices in the indicated enclosure.

Event Code: 064a0008
Severity: Normal -- informational in nature. The HSV200 controller has finished error recovery attempts in the indicated enclosure.

Event Code: 064b0008
Severity: Normal -- informational in nature. The HSV200 controller has been instructed to Enable or Disable Loop Recovery Operations.

Event Code: 064c0004
Severity: Normal -- informational in nature. Device Fibre Channel physical disk drive was placed on the Drive Suspect List (DSL) Look at events around this one to help determine what has happened. Fibre Channel port number used to communicate with the physical disk drive is contained in the port field. The arbitrated loop physical address of the physical disk drive is contained in the al_pa field. Note that the content of the rack_num field will not be valid until

Event Code: 064d0008
Severity: Normal -- informational in nature. The HSV200 controller has finished attempts to codeload all Drive Enclosure Environmental Monitoring Unit hardware requiring updates, and has completed staggered codeload if necessary.

Event Code: 064e0009
Severity: Normal -- informational in nature. A physical disk drive has reported a non-zero RSP_CODE. in response to an I/O. This is not interesting by itself, as the I/O will be retried if retries remain and are allowed for the particular type of I/O.

Event Code: 0700b515
Severity: Warning -- not failed but attention recommended or required. Allocation of a Virtual Disk has stalled due to insufficient space in the Disk Group caused by the failure or pulling of a physical disk drive.

Event Code: 0701b515
Severity: Warning -- not failed but attention recommended or required. Expansion of a Virtual Disk has stalled due to insufficient space in the Disk Group caused by the failure or pulling of a physical disk drive.

Event Code: 07020015
Severity: Normal -- informational in nature. Leveling of capacity in a Disk Group has started.

Event Code: 07030015
Severity: Normal -- informational in nature. Leveling of capacity in a Disk Group has finished.

Event Code: 07040015
Severity: Normal -- informational in nature. A member management operation has started due to the appearance or disappearance of a physical disk drive.

Event Code: 07050015
Severity: Normal -- informational in nature. A member management operation has finished.

Event Code: 07060015
Severity: Normal -- informational in nature. A Disk Group has started changing its internal structure due to the appearance or disappearance of a Volume.

Event Code: 07070015
Severity: Normal -- informational in nature. A Disk Group has finished changing its internal structure due to the appearance or disappearance of a Volume.

Event Code: 07080015
Severity: Normal -- informational in nature. Deallocation of a Virtual Disk has failed after three attempts due to unknown circumstances.  This will more than likely be caused by failing physical drives.  The deletion will be restarted when a resync/reboot occurs.

Event Code: 0709b515
Severity: Warning -- not failed but attention recommended or required. A member management operation has stalled due to insufficient space in the Disk Group.

Event Code: 070a0015
Severity: Normal -- informational in nature. A stalled member management operation is being restarted.

Event Code: 070b0015
Severity: Normal -- informational in nature. Unexpected metadata utility event. If available, the tag1 field contains the identity of the Volume, and tag2 field contains the identity of the Logical Disk.

Event Code: 070d0015
Severity: Normal -- informational in nature. A member management operation encounter an error while processing a Logical Disk.  Processing on this logical disk will be retried again.

Event Code: 09010005
Severity: Normal -- informational in nature. A physical disk drive has transitioned to the NORMAL state.

Event Code: 09020005
Severity: Normal -- informational in nature. The state of a Volume has changed.

Event Code: 09030005
Severity: Normal -- informational in nature. The state of a Logical Disk has changed.

Event Code: 09040005
Severity: Normal -- informational in nature. An HSV200 controller has transitioned to the NORMAL state.

Event Code: 09050005
Severity: Normal -- informational in nature. The state of a battery assembly has changed.

Event Code: 0906bf05
Severity: Undetermined -- more information needed to determine severity. A Volume has transitioned to the MISSING state.

Event Code: 09070005
Severity: Normal -- informational in nature. A Fibre Channel port has transitioned to the NORMAL state.

Event Code: 0908b405
Severity: Warning -- not failed but attention recommended or required. A Disk Group's occupancy alarm level threshold has been reached.

Event Code: 09090005
Severity: Normal -- informational in nature. The resource availability state of a Volume has transitioned to the SUFFICIENT state.

Event Code: 090a0005
Severity: Normal -- informational in nature. The data availability state of an internal Logical Disk has transitioned to the NORMAL state.

Event Code: 090c0005
Severity: Normal -- informational in nature. A snapclone Logical Disk has completed the unsharing operation.

Event Code: 090d0005
Severity: Normal -- informational in nature. The state of the quorum disk flag of a Volume has changed.

Event Code: 090e3605
Severity: Critical -- failure or failure imminent. The temperature trip point for a temperature sensor located within an HSV200 controller has been reached.

Event Code: 090f2e05
Severity: Warning -- not failed but attention recommended or required. The temperature within an HSV200 controller is approaching its trip point.

Event Code: 09110005
Severity: Normal -- informational in nature. An HSV200 controller's blower "1" is now present.

Event Code: 09122405
Severity: Critical -- failure or failure imminent. An HSV200 controller's blower "1" is running slower than the lowest acceptable speed.

Event Code: 09132005
Severity: Critical -- failure or failure imminent. A voltage sensor has reported a voltage that is out of range.

Event Code: 0914bf05
Severity: Undetermined -- more information needed to determine severity. A Volume has transitioned to the FAILED state.

Event Code: 0915b905
Severity: Undetermined -- more information needed to determine severity. An HSV200 controller has failed.

Event Code: 09160005
Severity: Normal -- informational in nature. The temperature within an HSV200 controller has returned to its normal operating range.

Event Code: 09172805
Severity: Critical -- failure or failure imminent. An HSV200 controller's battery assembly "1" has been removed.

Event Code: 09180005
Severity: Normal -- informational in nature. An HSV200 controller's battery assembly "1" is now in use.

Event Code: 09190005
Severity: Normal -- informational in nature. A voltage sensor has returned to a normal range.

Event Code: 091a2005
Severity: Critical -- failure or failure imminent. The battery assembly voltage regulator located within an HSV200 controller is offline.

Event Code: 091b0005
Severity: Normal -- informational in nature. A Disk Group has transitioned to the NORMAL state.

Event Code: 091c0005
Severity: Normal -- informational in nature. The occupancy alarm level for a Disk Group has returned to the normal range.

Event Code: 091d2205
Severity: Critical -- failure or failure imminent. An HSV200 controller's battery assembly "1" has malfunctioned.

Event Code: 091e0005
Severity: Normal -- informational in nature. An HSV200 controller's battery assembly "1" is now present.

Event Code: 091f2905
Severity: Critical -- failure or failure imminent. An HSV200 controller's battery assembly "2" has been removed.

Event Code: 09200005
Severity: Normal -- informational in nature. An HSV200 controller's battery assembly "2" is now present.

Event Code: 09210005
Severity: Normal -- informational in nature. An HSV200 controller's battery assembly "2" is now functioning properly.

Event Code: 09222305
Severity: Critical -- failure or failure imminent. An HSV200 controller's battery assembly has malfunctioned.

Event Code: 09232b05
Severity: Critical -- failure or failure imminent. An HSV200 controller's blower "2" has been removed.

Event Code: 09240005
Severity: Normal -- informational in nature. An HSV200 controller's blower assembly "2" is now present.

Event Code: 09252505
Severity: Critical -- failure or failure imminent. An HSV200 controller's blower assembly "2" is running slower than the lowest acceptable speed.

Event Code: 09262c05
Severity: Critical -- failure or failure imminent. An HSV200 controller's "1" blower/power supply assembly has been removed or AC power has been removed from the power supply.

Event Code: 09270005
Severity: Normal -- informational in nature. An HSV200 controller's "1" blower/power supply assembly has been reinstalled or AC power has been restored to the power supply.

Event Code: 09282d05
Severity: Critical -- failure or failure imminent. An HSV200 controller's "2" blower/power supply assembly has been removed or AC power has been removed from the power supply.

Event Code: 09290005
Severity: Normal -- informational in nature. An HSV200 controller's "2" blower/power supply assembly has been reinstalled or AC power has been restored to the power supply.

Event Code: 092a2605
Severity: Critical -- failure or failure imminent. An HSV200 controller's "1" blower/power supply is running slower than the lowest acceptable speed.

Event Code: 092b2705
Severity: Critical -- failure or failure imminent. An HSV200 controller's "2" blower/power supply is running slower than the lowest acceptable speed.

Event Code: 092c2f05
Severity: Warning -- not failed but attention recommended or required. An HSV200 controller's battery assembly has transitioned to the "Battery System Hold-up Time is zero hours" state.

Event Code: 092dbf05
Severity: Undetermined -- more information needed to determine severity. The resource availability state of a Volume has transitioned to the INSUFFICIENT state.

Event Code: 092e0005
Severity: Normal -- informational in nature. An HSV200 controller has rejected a login attempt.

Event Code: 092f0005
Severity: Normal -- informational in nature. An HSV200 controller has processed a Storage System Management Interface command with the result of non-success return code.

Event Code: 09300005
Severity: Normal -- informational in nature. An HSV200 controller has updated the physical disk drive map for a loop pair.

Event Code: 09314205
Severity: Critical -- failure or failure imminent. A physical disk drive has transitioned to the DEGRADED state.

Event Code: 09324005
Severity: Critical -- failure or failure imminent. A physical disk drive has transitioned to the FAILED state.

Event Code: 0933000e
Severity: Normal -- informational in nature. A Derived Unit was created.

Event Code: 0934000e
Severity: Normal -- informational in nature. A Logical Disk was created.

Event Code: 0935000e
Severity: Normal -- informational in nature. A Disk Group was created.

Event Code: 0936000e
Severity: Normal -- informational in nature. A physical disk drive was discovered.

Event Code: 0937000e
Severity: Normal -- informational in nature. A Presented Unit was created.

Event Code: 0938000e
Severity: Normal -- informational in nature. A Storage System Host Path was created.

Event Code: 0939000e
Severity: Normal -- informational in nature. A Storage System Virtual Disk was created.

Event Code: 093a000e
Severity: Normal -- informational in nature. A Volume was created.

Event Code: 093b000e
Severity: Normal -- informational in nature. A Derived Unit was deleted.

Event Code: 093c000e
Severity: Normal -- informational in nature. A Logical Disk was deleted.

Event Code: 093d000e
Severity: Normal -- informational in nature. A Disk Group was deleted.

Event Code: 093e420e
Severity: Critical -- failure or failure imminent. A physical disk drive has disappeared.

Event Code: 093f000e
Severity: Normal -- informational in nature. A Presented Unit was deleted.

Event Code: 0940000e
Severity: Normal -- informational in nature. A Storage System Host Path was deleted.

Event Code: 0941000e
Severity: Normal -- informational in nature. A Storage System Virtual Disk was deleted.

Event Code: 0943000e
Severity: Normal -- informational in nature. An HSV200 controller has joined the Storage System.

Event Code: 0944ba0e
Severity: Undetermined -- more information needed to determine severity. An HSV200 controller has left the Storage System.

Event Code: 0945000e
Severity: Normal -- informational in nature. The Storage System has been deleted by an HSV200 controller.

Event Code: 0946000e
Severity: Normal -- informational in nature. A Data Replication Group was created.

Event Code: 0947000e
Severity: Normal -- informational in nature. A Data Replication Group was deleted.

Event Code: 0948000e
Severity: Normal -- informational in nature. An internal Logical Disk associated with a snapshot Virtual Disk was created.

Event Code: 0949000e
Severity: Normal -- informational in nature. An internal Logical Disk associated with a copy of a Virtual Disk was created.

Event Code: 094a000e
Severity: Normal -- informational in nature. Destination Data Replication Group not deleted due to inoperative members.

Event Code: 094b000e
Severity: Normal -- informational in nature. A Volume was removed from a LDAD.

Event Code: 094c000e
Severity: Normal -- informational in nature. A new Remote Node has been discovered.

Event Code: 094d000e
Severity: Normal -- informational in nature. The Remote Node object has been discarded.

Event Code: 094e000e
Severity: Normal -- informational in nature. The Remote Node Storage System UUID has changed.

Event Code: 0965000f
Severity: Normal -- informational in nature. A host operating system mode has changed.

Event Code: 0966000f
Severity: Normal -- informational in nature. Time was set on a Storage System.

Event Code: 0967000f
Severity: Normal -- informational in nature. The LUN of a Presented Unit has changed.

Event Code: 0968000f
Severity: Normal -- informational in nature. The device addition policy of a Storage System has changed.

Event Code: 0969000f
Severity: Normal -- informational in nature. The quiescent state of a Storage System Virtual Disk has changed.

Event Code: 096a000f
Severity: Normal -- informational in nature. The enabled/disabled state of a Storage System Virtual Disk has changed.

Event Code: 096b000f
Severity: Normal -- informational in nature. The cache policy of a Storage System Virtual Disk has changed.

Event Code: 096c000f
Severity: Normal -- informational in nature. The usage state of a Volume changed.

Event Code: 096d000f
Severity: Normal -- informational in nature. The disk failure protection level of a Disk Group has changed.

Event Code: 096e000f
Severity: Normal -- informational in nature. The write protected state of a Derived Unit has changed.

Event Code: 0970460f
Severity: Warning -- not failed but attention recommended or required. A physical disk drive has experienced numerous communication failures on a particular Fibre Channel port.

Event Code: 0971000f
Severity: Normal -- informational in nature. An HSV200 controller has received a request to shutdown.

Event Code: 0972000f
Severity: Normal -- informational in nature. An HSV200 controller has completed its shutdown preparations.

Event Code: 0973000f
Severity: Normal -- informational in nature. The failsafe state of a Data Replication Group has changed.

Event Code: 0974000f
Severity: Normal -- informational in nature. The mode of a Data Replication Group has changed.

Event Code: 0975000f
Severity: Normal -- informational in nature. The synchronous/asynchronous operational state of a Data Replication Group has changed.

Event Code: 0976000f
Severity: Normal -- informational in nature. The read only attribute of a Data Replication Group has changed.

Event Code: 0977000f
Severity: Normal -- informational in nature. A Data Replication Group failover has occurred.

Event Code: 0978000f
Severity: Normal -- informational in nature. A Data Replication Group has been suspended or resumed.

Event Code: 0979000f
Severity: Normal -- informational in nature. A Storage System Virtual Disk was added to a Data Replication Group.

Event Code: 097a000f
Severity: Normal -- informational in nature. A Storage System Virtual Disk was removed from a Data Replication Group.

Event Code: 097b000f
Severity: Normal -- informational in nature. The auto suspend attribute of a Data Replication Group has changed.

Event Code: 097c000f
Severity: Normal -- informational in nature. The destination presentation attribute of a Data Replication Group has changed.

Event Code: 097d000f
Severity: Normal -- informational in nature. The flags of a physical disk drive have changed because of a maintenance mode change.

Event Code: 097e000f
Severity: Normal -- informational in nature. The defer_copy attribute of a Data Replication Group has changed.

Event Code: 097f000f
Severity: Normal -- informational in nature. A Data Replication Group has been suspended or resumed.

Event Code: 0980000f
Severity: Normal -- informational in nature. A Data Replication Group has been suspended or resumed.

Event Code: 0981000f
Severity: Normal -- informational in nature. A Data Replication Group has been suspended or resumed.

Event Code: 09c85105
Severity: Undetermined -- more information needed to determine severity. An internal Logical Disk has transitioned to the DATA LOST state.

Event Code: 09c95105
Severity: Undetermined -- more information needed to determine severity. A Disk Group has transitioned to an INOPERATIVE state.

Event Code: 09ca5105
Severity: Undetermined -- more information needed to determine severity. An internal Logical Disk has transitioned to the FAILED state.

Event Code: 09cb5005
Severity: Critical -- failure or failure imminent. An internal Logical Disk has transitioned to the SNAPSHOT OVERCOMMIT state.

Event Code: 09cc5105
Severity: Undetermined -- more information needed to determine severity. An internal Logical Disk has transitioned to the DEVICE DATA LOST state.

Event Code: 09cdc305
Severity: Undetermined -- more information needed to determine severity. A Fibre Channel port has transitioned to the FAILED state.

Event Code: 09ce0005
Severity: Normal -- informational in nature. A Disk Group has transitioned to an INOPERATIVE MARKED state.

Event Code: 09cf4105
Severity: Warning -- not failed but attention recommended or required. A physical disk drive has transitioned to the NOT PRESENT state.

Event Code: 09d00005
Severity: Normal -- informational in nature. An HSV200 controller no longer needs attention.

Event Code: 09d1b905
Severity: Undetermined -- more information needed to determine severity. An HSV200 controller needs attention.

Event Code: 09d22a05
Severity: Critical -- failure or failure imminent. An HSV200 controller's blower "1" has been removed.

Event Code: 09d35105
Severity: Undetermined -- more information needed to determine severity. At least one Virtual Disk associated with a Data Replication Group has transitioned to the INOPERATIVE state. The remaining Virtual Disks associated with this Data Replication Group have been forced INOPERATIVE.

Event Code: 09d40005
Severity: Normal -- informational in nature. All the Virtual Disks associated with a Data Replication Group have transitioned to the OPERATIVE state.

Event Code: 09d50005
Severity: Normal -- informational in nature. The state of a physical disk drive has transitioned to the Single Port on Fibre state.

Event Code: 09d63705
Severity: Warning -- not failed but attention recommended or required. An HSV200 controller has been powered off because the temperature sensors do not agree and the system temperature can not be accurately determined.

Event Code: 09d73705
Severity: Warning -- not failed but attention recommended or required. An HSV200 controller has been powered off because the temperature sensors can not be accessed and the system temperature can not be accurately determined.

Event Code: 09d8b605
Severity: Undetermined -- more information needed to determine severity. A Redundant Storage Set has two members on the same Fibre Channel device enclosure causing a Disk Group to lose its Single Point of Failure Robust Configuration.

Event Code: 09d90005
Severity: Normal -- informational in nature. A Disk Group has attained a Single Point of Failure Robust Configuration.

Event Code: 09da0005
Severity: Normal -- informational in nature. An HSV200 controller's blower "1" is running at normal speed.

Event Code: 09db0005
Severity: Normal -- informational in nature. An HSV200 controller's blower "2" is running at normal speed.

Event Code: 09dc0b05
Severity: Warning -- not failed but attention recommended or required. An HSV200 controller's glue eeprom has been programmed. A controller reset is going to be initiated to finish the glue part programming. This will take longer than the resync that normally occurs after a codeload.

Event Code: 09dd0005
Severity: Normal -- informational in nature. An HSV200 controller receives a maintenance invoke call from the user

Event Code: 09de5205
Severity: Critical -- failure or failure imminent. An internal Logical Disk has transitioned to the INVALIDATED state.

Event Code: 0b000010
Severity: Normal -- informational in nature. An HSV200 controller has begun a resynchronization operation. This is a restart of the HSV200 controller in a manner that has little or no impact on host system connectivity.

Event Code: 0b01b515
Severity: Warning -- not failed but attention recommended or required. A migrate method drive codeload has stalled due to insufficient space in the Disk Group.

Event Code: 0b020004
Severity: Normal -- informational in nature. A Fibre Channel physical disk drive firmware version has been loaded into memory in preparation for codeload.

Event Code: 0b040004
Severity: Normal -- informational in nature. A Fibre Channel physical disk drive firmware codeload begun.

Event Code: 0b050004
Severity: Normal -- informational in nature. A Fibre Channel physical disk drive firmware codeload has finished.

Event Code: 0b06001a
Severity: Normal -- informational in nature. An HSV200 controller has begun/finished a code load, code use, or code burn operation as indicated, in a manner that has little or no impact on host system connectivity.

Event Code: 0b070b1a
Severity: Warning -- not failed but attention recommended or required. An HSV200 controller has finished a code load to the GLUE eeprom.

Event Code: 0b09001e
Severity: Normal -- informational in nature. Process with work, eg. during CSM Hang and Unit Stalled Too Long.

Event Code: 0c03000c
Severity: Normal -- informational in nature. The specified Data Replication Group has transitioned to the Merging state, because the Data Replication Destination Storage System is now accessible or resumed.

Event Code: 0c045f0c
Severity: Critical -- failure or failure imminent. A Data Replication Group has entered the Failsafe Locked state because the Data Replication Destination Storage System is inaccessible.

Event Code: 0c05610c
Severity: Critical -- failure or failure imminent. A Data Replication Group has entered the Failsafe Locked state due to an inaccessible Destination Virtual Disk.

Event Code: 0c06600c
Severity: Critical -- failure or failure imminent. A Full Copy was terminated prior to completion: An unrecoverable read error occurred on the specified Source Virtual Disk during the Full Copy.

Event Code: 0c075f0c
Severity: Critical -- failure or failure imminent. A Full Copy terminated prior to completion: A remote copy error occurred due to an inaccessible alternate Storage System; The Full Copy will continue when the Data Replication Destination is restored.

Event Code: 0c08610c
Severity: Critical -- failure or failure imminent. A Full Copy terminated prior to completion: A remote copy error occurred due to an inaccessible Destination Virtual Disk; The Full Copy will continue when the Destination Virtual Disk is restored.

Event Code: 0c09620c
Severity: Warning -- not failed but attention recommended or required. A Data Replication Log has been reset due to insufficient Disk Group capacity; The Data Replication Destination has been marked for a Full Copy.

Event Code: 0c0a000c
Severity: Normal -- informational in nature. A Data Replication Log has been reset due to a Data Replication Group failover.

Event Code: 0c0c000c
Severity: Normal -- informational in nature. A Destination Data Replication Group has successfully completed a Merge.

Event Code: 0c0f000c
Severity: Normal -- informational in nature. A Data Replication Group is no longer in a Failsafe Locked state.

Event Code: 0c10000c
Severity: Normal -- informational in nature. A Destination Data Replication Group has been marked for a Full Copy.

Event Code: 0c11000c
Severity: Normal -- informational in nature. This Data Replication Group is transitioning from a Data Replication Source role to a Data Replication Destination role.

Event Code: 0c12000c
Severity: Normal -- informational in nature. This Data Replication Group is transitioning from a Data Replication Destination role to a Data Replication Source role.

Event Code: 0c160016
Severity: Normal -- informational in nature. An HSV200 controller has sent a time report message to this HSV200 controller.

Event Code: 0c17630c
Severity: Critical -- failure or failure imminent. The Data Replication Manager communications protocol version between the Data Replication Source Storage System and a Data Replication Destination Storage System is mismatched.

Event Code: 0c18640c
Severity: Critical -- failure or failure imminent. Conditions on the Data Replication Destination Storage System are preventing acceptable replication throughput: Initiating temporary logging on the affected Data Replication Group that is failsafe mode disabled.

Event Code: 0c19020c
Severity: Critical -- failure or failure imminent. Overlapping concurrent host writes to an Active/Active Peer Storage System violate a Data Replication Manager architectural requirement, resulting in a reparative resynchronization operation for the master Storage System and a Full Copy operation.

Event Code: 0c1a000c
Severity: Normal -- informational in nature. The specified Destination Virtual Disk has successfully completed a Full Copy.

Event Code: 0c1b5f0c
Severity: Critical -- failure or failure imminent. A Data Replication Group has transitioned to the Logging state because the alternate Storage System is not accessible.

Event Code: 0c1c610c
Severity: Critical -- failure or failure imminent. The specified Source Data Replication Group has transitioned to the (not merging) Logging state because a Destination Virtual Disk is not accessible.

Event Code: 0c1d000c
Severity: Normal -- informational in nature. Inconsistency was found in the group log: A Full Copy of the affected Data Replication Group will be initiated.

Event Code: 0c1e5f0c
Severity: Critical -- failure or failure imminent. The members of the specified Source Data Replication Group have not been presented to the host because the remote Storage System is not accessible: Suspend Source Data Replication Group to override this behavior, which will present the members.

Event Code: 0c1f000c
Severity: Normal -- informational in nature. The members of the specified Source Data Replication Group have been presented to the host because the remote Storage System is now accessible or source group is now suspended.

Event Code: 0c20650c
Severity: Critical -- failure or failure imminent. Conditions on the Data Replication Destination Storage System are preventing replication processing: The specified Source Data Replication Group will remain in the Logging or the Failsafe Locked state until corrective action is performed.

Event Code: 0c21660c
Severity: Critical -- failure or failure imminent. A replication operation on the Data Replication Source Storage System or Data Replication Destination Storage System has stalled which will prevent replication processing for the specified Data Replication Group until corrective action is performed.

Event Code: 0c22000c
Severity: Normal -- informational in nature. A Data Replication Path between this Storage System and the Peer Storage System has been opened.

Event Code: 0c23670c
Severity: Warning -- not failed but attention recommended or required. Conditions on the inter site link are preventing acceptable replication throughput: Initiating temporary logging on the affected Data Replication Group that is failsafe mode disabled.

Event Code: 0c24000c
Severity: Normal -- informational in nature. The specified Source Data Replication Group has transitioned to the (not merging) Logging state because a Destination Virtual Disk is momentarily inaccessible.

Event Code: 0c25000c
Severity: Normal -- informational in nature. A Full Copy terminated prior to completion: A remote copy error occurred due to a momentarily inaccessible Destination Virtual Disk; The Full Copy will continue when the Destination Virtual Disk is restored.

Event Code: 0c26000c
Severity: Normal -- informational in nature. The Data Replication Path between this Storage System and the Peer Storage System has been opened due to simultaneous requests from each Storage System

Event Code: 0c27000c
Severity: Normal -- informational in nature. The Data Replication Path between this Storage System and the Peer Storage System has been opened by the Peer Storage System.

Event Code: 0c285f0c
Severity: Critical -- failure or failure imminent. A Data Replication Path to the Peer Storage System is not currently available.

Event Code: 0c29000c
Severity: Normal -- informational in nature. The Data Replication Path between this Storage System and the Peer Storage System has closed in order to force Data Replication Manager traffic to the controller's Preferred Port.

Event Code: 0c2a000c
Severity: Normal -- informational in nature. A Data Replication Path to a Peer Storage System has been found.

Event Code: 0c2b600c
Severity: Critical -- failure or failure imminent. A Merge was terminated prior to completion: An unrecoverable read error occurred on the log unit of the specified Data Replication Group during the Merge.

Event Code: 0c2c660c
Severity: Critical -- failure or failure imminent. A replication operation on the Data Replication Source Storage System or Data Replication Destination Storage System has stalled which will prevent replication processing for the specified Data Replication Group until corrective action is performed.

Event Code: 0c2d000c
Severity: Normal -- informational in nature. The Peer Storage System port name that was incorrectly associated with a host has been deleted from the specified client object.

Event Code: 0c2e680c
Severity: Warning -- not failed but attention recommended or required. Insufficient resources exist to discover additional remote nodes.

Event Code: 0c2f000c
Severity: Normal -- informational in nature. Sufficient resources now exist to allow discovery of additional remote nodes.

Event Code: 0c30000c
Severity: Normal -- informational in nature. A replication operation on the Data Replication Source Storage System or Data Replication Destination Storage System has stalled which will prevent replication processing for the specified Data Replication Group until corrective action is performed.

Event Code: 0c31000c
Severity: Normal -- informational in nature. A stalled Full Copy has been restarted.

Event Code: 0c325f0c
Severity: Critical -- failure or failure imminent. The Data Replication Path between this Storage System and the Peer Storage System has closed, because the host port connection has failed.

Event Code: 0c335f0c
Severity: Critical -- failure or failure imminent. The Data Replication Path between this Storage System and the Peer Storage System has closed, because the link or the Storage System has become unresponsive.

Event Code: 0c345f0c
Severity: Critical -- failure or failure imminent. The Data Replication Path between this Storage System and the Peer Storage System has closed, due to slow response on the connection between the specified host port and the Peer Storage System.

Event Code: 0c35070c
Severity: Warning -- not failed but attention recommended or required. The Data Replication Path between this Storage System and the Peer Storage System has closed, because a Data Replication Group configuration change lock was not released in a timely manner.

Event Code: 0c365f0c
Severity: Critical -- failure or failure imminent. The Data Replication Path between this Storage System and the Peer Storage System has closed, due to thrashing of the connection between the specified host port and the Peer Storage System.

Event Code: 0c375f0c
Severity: Critical -- failure or failure imminent. The Data Replication Path between this Storage System and the Peer Storage System has closed, because the maximum ping retry count has been exceeded.

Event Code: 0c38630c
Severity: Critical -- failure or failure imminent. The Data Replication Path between this Storage System and the Peer Storage System has closed, because the Data Replication Path protocol version is not supported by the controller firmware.

Event Code: 0c39000c
Severity: Normal -- informational in nature. The Data Replication Path between this Storage System and the Peer Storage System has closed, because the Data Replication Path is not being used.

Event Code: 0c3a5f0c
Severity: Critical -- failure or failure imminent. A Data Replication Path between this Storage System and the Peer Storage System could not be created, possibly due to a connection failure between the specified host port and the Peer Storage System.

Event Code: 0c3b000c
Severity: Normal -- informational in nature. The Data Replication Path between this Storage System and the Peer Storage System has closed, because the Peer Storage System requested the creation of a new Data Replication Path.

Event Code: 0c3c000c
Severity: Normal -- informational in nature. The Data Replication Path between this Storage System and the Peer Storage System has closed because the Peer Storage System tried to open a Data Replication Path to a different host port.

Event Code: 0c3d5f0c
Severity: Critical -- failure or failure imminent. The Data Replication Path between this Storage System and the Peer Storage System has closed because of a frame retransmit limit was reached.

Event Code: 0c3e000c
Severity: Normal -- informational in nature. The Data Replication Path between this Storage System and the Peer Storage System was closed by the Peer Storage System.

Event Code: 0c3f000c
Severity: Normal -- informational in nature. The Data Replication Path between this Storage System and the Peer Storage System has closed because the NPortID of the remote port changed.

Event Code: 0c40690c
Severity: Warning -- not failed but attention recommended or required. The Data Replication Path between this Storage System and the Peer Storage System has closed because an out of order frame sequence number was detected.

Event Code: 0c41000c
Severity: Normal -- informational in nature. The Data Replication Path between this Storage System and the Peer Storage System has closed to allow creation of a Data Replication Path that requires a lower protocol version.

Event Code: 0c42000c
Severity: Normal -- informational in nature. The Data Replication Path between this Storage System and the Peer Storage System has closed because Peer Storage System no longer exists.

Event Code: 0c43000c
Severity: Normal -- informational in nature. The Data Replication Path between this Storage System and the Peer Storage System has been closed by user request.

Event Code: 0c49000c
Severity: Normal -- informational in nature. The Data Replication Path between this Storage System and the Peer Storage System has closed because the corresponding connection data was deleted. This is typically due to a change in the fabric.

Event Code: 0c4a000c
Severity: Normal -- informational in nature. A request to create a Data Replication Path was rejected because the Storage System is re-starting.

Event Code: 0c4b000c
Severity: Normal -- informational in nature. A request to create a Data Replication Path was rejected because the Storage System is not active.

Event Code: 0c4c000c
Severity: Normal -- informational in nature. A request to create a Data Replication Path was rejected because the firmware has not completed Data Replication Path discovery.

Event Code: 0c4d000c
Severity: Normal -- informational in nature. A request to create a Data Replication Path was rejected because the firmware is performing Data Replication Path discovery on the path.

Event Code: 0c4e000c
Severity: Normal -- informational in nature. A request to create a Data Replication Path was rejected because the remote port is not associated with a Enterprise Virtual Array.

Event Code: 0c4f000c
Severity: Normal -- informational in nature. A request to create a Data Replication Path was rejected because the remote port world wide identifier is associated with a host system.

Event Code: 0c50000c
Severity: Normal -- informational in nature. A request to create a Data Replication Path was rejected because the supplied UUID does not match the UUID for this Storage System.

Event Code: 0c51000c
Severity: Normal -- informational in nature. A request to create a Data Replication Path was rejected because the requested protocol version is not compatible with the existing Data Replication Path.

Event Code: 0c52000c
Severity: Normal -- informational in nature. A request to create a Data Replication Path was rejected because the requested port was disabled by the user.

Event Code: 0c53000c
Severity: Normal -- informational in nature. A request to create a Data Replication Path was rejected because the insufficient resources exist to create the Data Replication Path.

Event Code: 0c54000c
Severity: Normal -- informational in nature. A request to create a Data Replication Path was rejected to force the use of a lower protocol version on the Data Replication Path.

Event Code: 0c550016
Severity: Normal -- informational in nature. A time synchronization message has been sent to a Alternate Site.

Event Code: 0c56000c
Severity: Normal -- informational in nature. The DRM Forced Logging Timeout value has been changed.

Event Code: 0c57000c
Severity: Normal -- informational in nature. The DRM Forced Logging Timeout value has been reset to the default value.

Event Code: 0c58690c
Severity: Warning -- not failed but attention recommended or required. Excessive data exchange retry rate on the inter site link is preventing acceptable replication throughput: Reducing data exchange resources.

Event Code: 0c59690c
Severity: Warning -- not failed but attention recommended or required. Excessive out of order message rate on the inter site link is impacting replication throughput.

Event Code: 0c5a670c
Severity: Warning -- not failed but attention recommended or required. Excessive PING response time on the inter site link is preventing acceptable replication throughput: Reducing data exchange resources.

Event Code: 0c5b670c
Severity: Warning -- not failed but attention recommended or required. Replication data exchange write resources on the inter site link have been reduced to the minimum allowed value.

Event Code: 0c5c670c
Severity: Warning -- not failed but attention recommended or required. Replication data exchange copy resources on the inter site link have been reduced to the minimum allowed value.

Event Code: 0c5d000c
Severity: Normal -- informational in nature. Quality of service on the inter site link has improved: Increasing data exchange resources to improve replication throughput.

Event Code: 0c5e000c
Severity: Normal -- informational in nature. A Replication Write History Log Shrink is in progress.

Event Code: 0c5f000c
Severity: Normal -- informational in nature. A Replication Write History Log Shrink has completed.

Event Code: 0c60000c
Severity: Normal -- informational in nature. Excessive Vdisk response time at the Data Replication Destination has been detected: Reducing data exchange copy resources on the inter site link to limit replication throughput.

Event Code: 0d000111
Severity: Critical -- failure or failure imminent. An unrecognized event was reported by a Drive Enclosure Environmental Monitoring Unit.

Event Code: 0d014011
Severity: Critical -- failure or failure imminent. A physical disk drive was detected that is not Fibre Channel compatible or cannot operate at the link rate established by the drive enclosure I/O modules.

Event Code: 0d024111
Severity: Warning -- not failed but attention recommended or required. A physical disk drive is improperly installed or missing. This could affect the drive enclosure air flow and cause an over temperature condition.

Event Code: 0d034111
Severity: Warning -- not failed but attention recommended or required. A physical disk drive was removed while software-activated drive locking was enabled on a drive enclosure that does not support drive locking.

Event Code: 0d044211
Severity: Critical -- failure or failure imminent. A physical disk drive that is capable of operating at the loop link rate established by the drive enclosure I/O module was found to be running at a different rate.

Event Code: 0d330911
Severity: Warning -- not failed but attention recommended or required. The AC input to a drive enclosure power supply has been lost. Note that the remaining power supply has become a single point of failure.

Event Code: 0d348011
Severity: Critical -- failure or failure imminent. A drive enclosure power supply is improperly installed or missing. This could affect the drive enclosure air flow and cause an over temperature condition. The operational power supply will automatically shut down after a short period of time, thereby disabling the drive enclosure. This condition remains active until either the problem is corrected, or the operational power supply shuts down, whichever occurs first.

Event Code: 0d359a11
Severity: Critical -- failure or failure imminent. A drive enclosure power supply component has failed.

Event Code: 0d478311
Severity: Critical -- failure or failure imminent. A drive enclosure blower is not operating properly. This could affect the drive enclosure air flow and cause an over temperature condition. A single blower operating at high speed can provide sufficient air flow to cool an enclosure and the elements for up to 100 hours. However, operating an enclosure at temperatures approaching an overheating threshold can damage elements and may reduce the mean time before failure of a specific element.

Event Code: 0d4b8211
Severity: Critical -- failure or failure imminent. A drive enclosure blower is improperly installed or missing. This affects the drive enclosure air flow and can cause an over temperature condition.

Event Code: 0d4c8411
Severity: Critical -- failure or failure imminent. Both drive enclosure blowers are missing. This severely affects the drive enclosure air flow and can cause an over temperature condition. The operational power supply(s) will automatically shut down after a short period of time, thereby disabling the drive enclosure. This condition remains active until either the problem is corrected, or the operational power supply(s) shut down, whichever occurs first.

Event Code: 0d5b8611
Severity: Warning -- not failed but attention recommended or required. A drive enclosure temperature sensor out of range condition has been reported by one of the drive enclosure elements.

Event Code: 0d5f8711
Severity: Critical -- failure or failure imminent. The average temperature of two of the three temperature sensor groups (i.e., Drive Enclosure Environmental Monitoring Unit, Disk Drives, and Power Supplies) exceeds the CRITICAL level. The operational power supply(s) will automatically shut down after a short period of time, thereby disabling the drive enclosure. This condition remains active until either the problem is corrected, or the operational power supply(s) shut down, whichever occurs first. Refer to the HSV element manager GUI for the temperature threshold values.

Event Code: 0d6f8811
Severity: Warning -- not failed but attention recommended or required. An internal Drive Enclosure Environmental Monitoring Unit error has occurred.

Event Code: 0d710011
Severity: Normal -- informational in nature. An internal Drive Enclosure Environmental Monitoring Unit error has occurred.

Event Code: 0d728a11
Severity: Warning -- not failed but attention recommended or required. A Drive Enclosure Environmental Monitoring Unit is unable to collect data for the SCSI-3 Enclosure Services (SES) page.

Event Code: 0d7e8c11
Severity: Warning -- not failed but attention recommended or required. Invalid data was read from a Drive Enclosure Environmental Monitoring Unit NVRAM.

Event Code: 0d7f8b11
Severity: Warning -- not failed but attention recommended or required. An internal Drive Enclosure Environmental Monitoring Unit error has occurred.

Event Code: 0d828e11
Severity: Warning -- not failed but attention recommended or required. A drive enclosure's address is incorrect or the enclosure has no address.

Event Code: 0d838911
Severity: Critical -- failure or failure imminent. A Drive Enclosure Environmental Monitoring Unit has experienced a hardware failure.

Event Code: 0d858f11
Severity: Warning -- not failed but attention recommended or required. A drive enclosure power supply failed to respond to a shut down command.

Event Code: 0d8d9011
Severity: Critical -- failure or failure imminent. A drive enclosure transceiver error has been detected.

Event Code: 0da18111
Severity: Critical -- failure or failure imminent. A drive enclosure power supply voltage sensor out-of-range condition has been reported.

Event Code: 0db58111
Severity: Critical -- failure or failure imminent. A drive enclosure power supply current sensor out of range condition has been reported.

Event Code: 0dd89211
Severity: Warning -- not failed but attention recommended or required. A drive enclosure backplane invalid NVRAM read error has occurred.

Event Code: 0dd99111
Severity: Critical -- failure or failure imminent. A drive enclosure backplane error has occurred.

Event Code: 0ddd9311
Severity: Critical -- failure or failure imminent. A drive enclosure I/O module error has occurred.

Event Code: 0dde9511
Severity: Warning -- not failed but attention recommended or required. A drive enclosure I/O module is unable to communicate with the Drive Enclosure Environmental Monitoring Unit.

Event Code: 0dec9411
Severity: Warning -- not failed but attention recommended or required. A drive enclosure I/O module invalid NVRAM read error has occurred.

Event Code: 0df00011
Severity: Normal -- informational in nature. The status has changed on one or more of the drive enclosures. This informational event is generated for the HSV element manager GUI and contains no user information.

Event Code: 0df68811
Severity: Warning -- not failed but attention recommended or required. An Drive Enclosure Environmental Monitoring Unit has detected missing receive interrupts on its Com Port.

Event Code: 0df70011
Severity: Normal -- informational in nature. An Drive Enclosure Environmental Monitoring Unit has rebooted following the detection of missing receive interrupts on its Com Port.

Event Code: 0df80011
Severity: Normal -- informational in nature. An Drive Enclosure Environmental Monitoring Unit has initialized its Com Port following the detection of an overrun condition.

Event Code: 0e000019
Severity: Normal -- informational in nature. Battery subsystem boot time status.

Event Code: 0e010019
Severity: Normal -- informational in nature. Battery assembly "0" is now present.

Event Code: 0e02cc19
Severity: Critical -- failure or failure imminent. Battery assembly "0" has been removed.

Event Code: 0e030019
Severity: Normal -- informational in nature. The status of battery assembly "0" has changed.

Event Code: 0e04c819
Severity: Critical -- failure or failure imminent. Battery assembly "0" has malfunctioned.

Event Code: 0e050019
Severity: Normal -- informational in nature. Battery assembly "1" is now present.

Event Code: 0e06cd19
Severity: Critical -- failure or failure imminent. Battery assembly "1" has been removed.

Event Code: 0e070019
Severity: Normal -- informational in nature. The status of battery assembly "1" has changed.

Event Code: 0e08c919
Severity: Critical -- failure or failure imminent. Battery assembly "1" has malfunctioned.

Event Code: 0e090019
Severity: Normal -- informational in nature. Battery assembly "2" is now present.

Event Code: 0e0ace19
Severity: Critical -- failure or failure imminent. Battery assembly "2" has been removed.

Event Code: 0e0b0019
Severity: Normal -- informational in nature. The status of battery assembly "2" has changed.

Event Code: 0e0cca19
Severity: Critical -- failure or failure imminent. Battery assembly "2" has malfunctioned.

Event Code: 0e0d0019
Severity: Normal -- informational in nature. Battery assembly "3" is now present.

Event Code: 0e0ecf19
Severity: Critical -- failure or failure imminent. Battery assembly "3" has been removed.

Event Code: 0e0f0019
Severity: Normal -- informational in nature. The status of battery assembly "3" has changed.

Event Code: 0e10cb19
Severity: Critical -- failure or failure imminent. Battery assembly "3" has malfunctioned.

Event Code: 0e110019
Severity: Normal -- informational in nature. The battery subsystem has transitioned to the good state.

Event Code: 0e120019
Severity: Normal -- informational in nature. The battery subsystem has transitioned to the low state.

Event Code: 0e13d019
Severity: Warning -- not failed but attention recommended or required. The battery subsystem has transitioned to the bad state.

Event Code: 0e140019
Severity: Normal -- informational in nature. Blower subsystem boot time status.

Event Code: 0e150019
Severity: Normal -- informational in nature. Blower assembly "0" is now present.

Event Code: 0e16d419
Severity: Critical -- failure or failure imminent. Blower assembly "0" has been removed.

Event Code: 0e170019
Severity: Normal -- informational in nature. The status of blower assembly "0" has changed.

Event Code: 0e18d219
Severity: Critical -- failure or failure imminent. Blower assembly "0" has malfunctioned.

Event Code: 0e190019
Severity: Normal -- informational in nature. Blower assembly "1" is now present.

Event Code: 0e1ad519
Severity: Critical -- failure or failure imminent. Blower assembly "1" has been removed.

Event Code: 0e1b0019
Severity: Normal -- informational in nature. The status of blower assembly "1" has changed.

Event Code: 0e1cd319
Severity: Critical -- failure or failure imminent. Blower assembly "1" has malfunctioned.

Event Code: 0e1dda19
Severity: Warning -- not failed but attention recommended or required. Battery read memory failure has occurred.

Event Code: 0e1e0019
Severity: Normal -- informational in nature. Temperature subsystem boot time status.

Event Code: 0e1f0019
Severity: Normal -- informational in nature. The temperature within an HSV200 controller has returned to its normal operating range.

Event Code: 0e202e19
Severity: Warning -- not failed but attention recommended or required. The temperature within an HSV200 controller is approaching its trip point.

Event Code: 0e213619
Severity: Critical -- failure or failure imminent. The temperature trip point for a temperature sensor located within an HSV200 controller has been reached.

Event Code: 0e220019
Severity: Normal -- informational in nature. Power Supply subsystem boot time status.

Event Code: 0e230019
Severity: Normal -- informational in nature. Power Supply assembly "0" is now present.

Event Code: 0e24d819
Severity: Critical -- failure or failure imminent. Power Supply assembly "0" has been removed.

Event Code: 0e250019
Severity: Normal -- informational in nature. The status of power supply assembly "0" has changed.

Event Code: 0e26d619
Severity: Critical -- failure or failure imminent. Power supply assembly "0" lost AC connection or has malfunctioned.

Event Code: 0e270019
Severity: Normal -- informational in nature. Power Supply assembly "1" is now present.

Event Code: 0e28d919
Severity: Critical -- failure or failure imminent. Power Supply assembly "1" has been removed.

Event Code: 0e290019
Severity: Normal -- informational in nature. The status of power supply assembly "1" has changed.

Event Code: 0e2ad719
Severity: Critical -- failure or failure imminent. Power supply assembly "1" lost AC connection or has malfunctioned.

Event Code: 42000008
Severity: Normal -- informational in nature. A host Fibre Channel port transitioned to the link down state.

Event Code: 42010008
Severity: Normal -- informational in nature. A host Fibre Channel port transitioned to the link failed state.

Event Code: 42030007
Severity: Normal -- informational in nature. An excessive number of link errors were detected on a host Fibre Channel port.

Event Code: 42044a08
Severity: Warning -- not failed but attention recommended or required. A host Fibre Channel port has failed to respond.

Event Code: 42050008
Severity: Normal -- informational in nature. A host Fibre Channel port has transitioned to a deadlocked state.

Event Code: 4206001b
Severity: Normal -- informational in nature. Indicated Virtual Disk has transitioned to Stalled Too Long.

Event Code: 4207001b
Severity: Normal -- informational in nature. Indicated Virtual Disk has transitioned to ownership by the other HSV200 controller.

Event Code: 42080008
Severity: Normal -- informational in nature. A host Fibre Channel port has been reissued a freeze command.

Event Code: 42090008
Severity: Normal -- informational in nature. A host Fibre Channel port has been issued a soft reset.

Event Code: 420a001b
Severity: Normal -- informational in nature. Indicated Virtual Disk that previously entered into Stalled Too Long has now been unstalled and resumed.

Event Code: 83002014
Severity: Critical -- failure or failure imminent. A failure was detected during the execution of this HSV200 controller's on-board diagnostics.

Event Code: 83013014
Severity: Warning -- not failed but attention recommended or required. A GBIC SFF Serial ID Data check code failure was detected during the execution of this HSV200 controller's on-board diagnostics.

Event Code: 83073a14
Severity: Warning -- not failed but attention recommended or required. A GBIC SFF was determined to be not present during the execution of this HSV200 controller's on-board diagnostics.

Event Code: 83083b14
Severity: Warning -- not failed but attention recommended or required. A failure was detected during testing of this HSV200 controller's SRAM.

Event Code: 83093b14
Severity: Warning -- not failed but attention recommended or required. A parity error was detected during testing of this HSV200 controller's SRAM.

Event Code: 830a3b14
Severity: Warning -- not failed but attention recommended or required. Force parity generation failed during test of this HSV200 controller's SRAM.

TERMINATION CODES:

Termination Code: 0101011f
Severity: Critical -- failure or failure imminent. Unknown fault type reported by EXEC.

Termination Code: 0102011f
Severity: Critical -- failure or failure imminent. DLQ entry not properly linked.

Termination Code: 0103011f
Severity: Critical -- failure or failure imminent. Timer not expired as expected.

Termination Code: 0104011f
Severity: Critical -- failure or failure imminent. Structure not a timer as expected.

Termination Code: 0105011f
Severity: Critical -- failure or failure imminent. DLQ entry doubly linked.

Termination Code: 0106011f
Severity: Critical -- failure or failure imminent. DLQ head not properly linked.

Termination Code: 0107011f
Severity: Critical -- failure or failure imminent. SQ entry doubly linked.

Termination Code: 0108011f
Severity: Critical -- failure or failure imminent. Structure not a BQUE as expected.

Termination Code: 0109011f
Severity: Critical -- failure or failure imminent. Structure not a SEM as expected.

Termination Code: 010a011f
Severity: Critical -- failure or failure imminent. Function not yet implemented.

Termination Code: 010b011f
Severity: Critical -- failure or failure imminent. ILF invocation not from SC.

Termination Code: 010c011f
Severity: Critical -- failure or failure imminent. Too many performance log instances.

Termination Code: 010d011f
Severity: Critical -- failure or failure imminent. Undefined performance log call.

Termination Code: 010e011f
Severity: Critical -- failure or failure imminent. Structure not AQUE as expected.

Termination Code: 010f011f
Severity: Critical -- failure or failure imminent. Waiter queue not empty as expected.

Termination Code: 0110011f
Severity: Critical -- failure or failure imminent. Structure not GATE as expected.

Termination Code: 0111011f
Severity: Critical -- failure or failure imminent. Receiver queue not empty as expected.

Termination Code: 0112011f
Severity: Critical -- failure or failure imminent. BQUE has unexpected items.

Termination Code: 0113011f
Severity: Critical -- failure or failure imminent. Structure not ASEM as expected.

Termination Code: 0114011f
Severity: Critical -- failure or failure imminent. Unknown system trap routine.

Termination Code: 0115011f
Severity: Critical -- failure or failure imminent. Active DMA list is empty.

Termination Code: 0116011f
Severity: Critical -- failure or failure imminent. CDB address not as expected.

Termination Code: 0117011f
Severity: Critical -- failure or failure imminent. Attempt to allocate a buffer that is already in use.

Termination Code: 0118011f
Severity: Critical -- failure or failure imminent. Attempt to free a buffer that is already free.

Termination Code: 0119011f
Severity: Critical -- failure or failure imminent. Interrupts unexpectedly disabled.

Termination Code: 011a011f
Severity: Critical -- failure or failure imminent. Page zero corrupted.

Termination Code: 011b011f
Severity: Critical -- failure or failure imminent. DCBZ not cache line aligned.

Termination Code: 011c0140
Severity: Critical -- failure or failure imminent. Console requested crash with dump (not coupled).

Termination Code: 011d01c0
Severity: Critical -- failure or failure imminent. Console requested crash with dump (coupled).

Termination Code: 011e0120
Severity: Critical -- failure or failure imminent. Console requested restart without dump (not coupled).

Termination Code: 011f01a0
Severity: Critical -- failure or failure imminent. Console requested restart without dump (coupled).

Termination Code: 01220105
Severity: Critical -- failure or failure imminent. Unknown SMI interrupt occurred.

Termination Code: 01400100
Severity: Critical -- failure or failure imminent. Expiration queue not BQUE.

Termination Code: 015a0100
Severity: Critical -- failure or failure imminent. exc_do_preempt_high called with empty subprocess queue

Termination Code: 02000100
Severity: Critical -- failure or failure imminent. Initialization failed due to insufficient memory.

Termination Code: 02010100
Severity: Critical -- failure or failure imminent. CACHE$GET_DATA called with bad get data.

Termination Code: 02020100
Severity: Critical -- failure or failure imminent. Cannot allocate BQ.

Termination Code: 02030100
Severity: Critical -- failure or failure imminent. Duplicate dirty data found in Buffer Metadata Array.

Termination Code: 02040100
Severity: Critical -- failure or failure imminent. Invalid Primary Mirror Operation state.

Termination Code: 02050100
Severity: Critical -- failure or failure imminent. Invalid Unit Cache state.

Termination Code: 02070100
Severity: Critical -- failure or failure imminent. Mirror data structure inconsistency.

Termination Code: 02080100
Severity: Critical -- failure or failure imminent. Mirror UUID Changed.

Termination Code: 02090100
Severity: Critical -- failure or failure imminent. Invalid call to CACHE$LOCK_META.

Termination Code: 020a0100
Severity: Critical -- failure or failure imminent. Cannot align parity and user data.

Termination Code: 020b0100
Severity: Critical -- failure or failure imminent. Invalid Pullover Memory Operation state.

Termination Code: 020c0100
Severity: Critical -- failure or failure imminent. Invalid Group Cache Operation state.

Termination Code: 020d0100
Severity: Critical -- failure or failure imminent. Process NV Data NCA corrupted.

Termination Code: 020e0100
Severity: Critical -- failure or failure imminent. Process NV Data Freeing Diag Buffer.

Termination Code: 020f0100
Severity: Critical -- failure or failure imminent. Improper MWB Recovery data sent.

Termination Code: 02100100
Severity: Critical -- failure or failure imminent. Mnode & MFC NCAE Difference.

Termination Code: 02110100
Severity: Critical -- failure or failure imminent. Improper MWBF Recovery data sent.

Termination Code: 02120100
Severity: Critical -- failure or failure imminent. WRITE HOLE COLLISION IN RS_CRITICAL.c

Termination Code: 02150100
Severity: Critical -- failure or failure imminent. Unable to obtain free cache nodes.

Termination Code: 02160100
Severity: Critical -- failure or failure imminent. Unable to obtain free volatile cache buffers.

Termination Code: 02180102
Severity: Critical -- failure or failure imminent. Invalid Proxy Write Mirror Operation state.

Termination Code: 02190102
Severity: Critical -- failure or failure imminent. Invalid Proxy Read Mirror Operation state.

Termination Code: 021a0102
Severity: Critical -- failure or failure imminent. Invalid Proxy Verify Mirror Operation state.

Termination Code: 021b0100
Severity: Critical -- failure or failure imminent. Not enough XDs for RSTORE flush

Termination Code: 021c0102
Severity: Critical -- failure or failure imminent. Invalid Flush Node Detected

Termination Code: 03010104
Severity: Critical -- failure or failure imminent. Logic inconsistency detected; one HSV200 controller is suspect.

Termination Code: 03020184
Severity: Critical -- failure or failure imminent. Logic inconsistency detected; both HSV200 controllers are suspect.

Termination Code: 03030102
Severity: Critical -- failure or failure imminent. Invalid value in switch statement.

Termination Code: 03040102
Severity: Critical -- failure or failure imminent. The minimum number of quorum disks is no longer accessible. Backend hardware failure, backend configuration problems, or HSV200 controller hardware failure are all possible causes.

Termination Code: 03060184
Severity: Critical -- failure or failure imminent. An error for which no recovery is possible occurred.

Termination Code: 030a0102
Severity: Critical -- failure or failure imminent. Index out of bounds in scsscsdb_get_scsdb_ds call.

Termination Code: 030b0101
Severity: Critical -- failure or failure imminent. Area offset unknown in scsscsdb_get_scsdb_ds call.

Termination Code: 030c0100
Severity: Critical -- failure or failure imminent. All SCSDB cache pages in use.

Termination Code: 030d0101
Severity: Critical -- failure or failure imminent. scsscsdb_free_scsdb_page cache inconsistency.

Termination Code: 030e0102
Severity: Critical -- failure or failure imminent. Caller believes cache page is dirty and in use, but cache does not.

Termination Code: 030f0101
Severity: Critical -- failure or failure imminent. Call to commit SCSDB while cache page dirty or in use.

Termination Code: 03100102
Severity: Critical -- failure or failure imminent. Index out of bounds in scscvmdb_get_cvmdb_ds call.

Termination Code: 03110101
Severity: Critical -- failure or failure imminent. Area offset unknown in scscvmdb_get_cvmdb_ds call.

Termination Code: 03120100
Severity: Critical -- failure or failure imminent. All CVMDB cache pages in use.

Termination Code: 03130101
Severity: Critical -- failure or failure imminent. scscvmdb_free_cvmdb_page cache inconsistency.

Termination Code: 03140102
Severity: Critical -- failure or failure imminent. Caller believes cache page is dirty and in use, but cache does not.

Termination Code: 03150101
Severity: Critical -- failure or failure imminent. Call to commit CVMDB while cache page dirty or in use.

Termination Code: 03160100
Severity: Critical -- failure or failure imminent. Unable to allocate login maps.

Termination Code: 031f0100
Severity: Critical -- failure or failure imminent. Unable to allocate tdsd pool.

Termination Code: 032a0000
Severity: Normal -- informational in nature. Both HSV200 controllers registered as Storage System Master.

Termination Code: 033c0106
Severity: Critical -- failure or failure imminent. Invalid port login state in remote port object.

Termination Code: 033d0105
Severity: Critical -- failure or failure imminent. Remote port logged_in timer expired in inappropriate login state.

Termination Code: 03500020
Severity: Normal -- informational in nature. Crash forced by maintenance invoke CRASH or SCS_DEBUG command.

Termination Code: 03510141
Severity: Critical -- failure or failure imminent. Crash forced by other HSV200 controller. 
<UL>
<LI>TP[0] contains the reason code for the kill. 
</UL>

Termination Code: 03520140
Severity: Critical -- failure or failure imminent. This controller killed other controller and CPLD_CRASH_ALWAYS set.

Termination Code: 03640020
Severity: Normal -- informational in nature. This HSV200 controller was requested to terminate operation and then restart.

Termination Code: 03650060
Severity: Normal -- informational in nature. This HSV200 controller was requested to terminate operation and then not restart.

Termination Code: 03660060
Severity: Normal -- informational in nature. This HSV200 controller was requested to terminate operation and then power off.

Termination Code: 03670000
Severity: Normal -- informational in nature. This HSV200 controller was requested to terminate operation, perform a crash dump and then restart.

Termination Code: 03680040
Severity: Normal -- informational in nature. This HSV200 controller was requested to terminate operation, perform a crash dump and then not restart.

Termination Code: 03690080
Severity: Normal -- informational in nature. Both HSV200 controllers were requested to terminate operation, perform a crash dump and then restart.

Termination Code: 036a00c0
Severity: Normal -- informational in nature. Both HSV200 controllers were requested to terminate operation, perform a crash dump and then not restart.

Termination Code: 036b0001
Severity: Normal -- informational in nature. This controller was requested to terminate operation as a result of a unit having cache data that could not fail over.

Termination Code: 036c01c8
Severity: Critical -- failure or failure imminent. This special termination event is for engineering debug purpose.

Termination Code: 03780101
Severity: Critical -- failure or failure imminent. Unable to realize the CVMDB or SCSDB during Storage System Master failover. Backend hardware failure, backend configuration problems, or HSV200 controller hardware failure are all possible causes.

Termination Code: 03790020
Severity: Normal -- informational in nature. This HSV200 controller is restarting in order to use a new version of firmware.

Termination Code: 0400011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap (i.e., SIMM operand of twi instruction not a recognized FM_TRAP_TYPE_xxx variant or tw instruction executed).

Termination Code: 0401011f
Severity: Critical -- failure or failure imminent. Machine Check Interrupt Vector Service Routine (MCIVSR) entered; termination processing interrupted before fm_decode_machine_check could be performed.

Termination Code: 0402011f
Severity: Critical -- failure or failure imminent. DEBUG statement executed.

Termination Code: 0403047f
Severity: Undetermined -- more information needed to determine severity. Termination event is recursive -- i.e., the Termination Event Information contained in multiple recent Termination Events array entries is identical and the terminations occurred within a short interval of time.

Termination Code: 04050101
Severity: Critical -- failure or failure imminent. Out of range event data block index encountered in fm_update_scelaba_entry.

Termination Code: 0406017f
Severity: Critical -- failure or failure imminent. The EDC used to test the validity of the Last Termination Event area in nonvolatile memory was bad. Either the EDC was not updated due to premature termination of post-termination operations or the memory area was corrupted in an unexplained manner. A power supply internal failure could cause this termination. Note: The in progress event information may not describe the event that caused the HSV200 controller to terminate operation depending on how far termination processing got before the event occurred.

Termination Code: 0407016a
Severity: Critical -- failure or failure imminent. An unexpected event array entry indicated that post-termination operations were terminated prematurely before or during the event report block load.

Termination Code: 04080582
Severity: Undetermined -- more information needed to determine severity. A last gasp message was received from the other HSV200 controller with the coupled crash flag set.

Termination Code: 040905a2
Severity: Undetermined -- more information needed to determine severity. A last gasp message was received from the other HSV200 controller with the coupled crash flag set.

Termination Code: 040a05c2
Severity: Undetermined -- more information needed to determine severity. A last gasp message was received from the other HSV200 controller with the coupled crash flag set.

Termination Code: 040b05e2
Severity: Undetermined -- more information needed to determine severity. A last gasp message was received from the other HSV200 controller with the coupled crash flag set.

Termination Code: 040c0582
Severity: Undetermined -- more information needed to determine severity. A last gasp message was received from the other HSV200 controller with the coupled crash flag set and an unrecognized Dump/Restart code.

Termination Code: 040d0101
Severity: Critical -- failure or failure imminent. Unrecognized fm_update_scelaba_entry operation code encountered.

Termination Code: 040e0100
Severity: Critical -- failure or failure imminent. This HSV200 controller is not the Storage System Master when conditions dictate that it should be.

Termination Code: 040f0100
Severity: Critical -- failure or failure imminent. This HSV200 controller is the Storage System Master when conditions dictate that it should not be.

Termination Code: 04100182
Severity: Critical -- failure or failure imminent. The Storage System Termination Event Log or Storage System Event Log is not active when conditions dictate that it should be.

Termination Code: 04110181
Severity: Critical -- failure or failure imminent. The Storage System Termination Event Log or Storage System Event Log is inaccessible.

Termination Code: 04120123
Severity: Critical -- failure or failure imminent. An invalid entry or an inconsistency between entries was found in the Last Termination Event array following a controller resynchronization operation; all entries in the array were reset.

Termination Code: 04130107
Severity: Critical -- failure or failure imminent. Structure type is not as expected.

Termination Code: 04140104
Severity: Critical -- failure or failure imminent. Event Information Packet type is out of range.

Termination Code: 04150104
Severity: Critical -- failure or failure imminent. Event Information Packet size is too big.

Termination Code: 04160103
Severity: Critical -- failure or failure imminent. Event Information Packet size is not a longword multiple.

Termination Code: 04170107
Severity: Critical -- failure or failure imminent. Invalid Storage System Termination Event Log or Storage System Event Log I/O request, no data mapped (unallocated) or object is unknown.

Termination Code: 04180107
Severity: Critical -- failure or failure imminent. Unrecognized status returned following a Storage System Termination Event Log or Storage System Event Log I/O request.

Termination Code: 04190100
Severity: Critical -- failure or failure imminent. The restartdebug routine was invoked without a termination having been performed.

Termination Code: 041a0100
Severity: Critical -- failure or failure imminent. The Fault Manager's active queue is unexpectedly empty.

Termination Code: 041b0105
Severity: Critical -- failure or failure imminent. The Fault Manager detected that the correct event data block was not cached.

Termination Code: 041c0100
Severity: Critical -- failure or failure imminent. Calling process is not the Storage System Management Interface or Host Port SCSI as it should be.

Termination Code: 041d0100
Severity: Critical -- failure or failure imminent. Calling process is not the Storage System Management Interface as it should be.

Termination Code: 041e0102
Severity: Critical -- failure or failure imminent. Termination Event Information Store Packet content is not as expected.

Termination Code: 041f0a1f
Severity: Critical -- failure or failure imminent. Either a low memory access violation made by the HSV200 controller's software (e.g., access to memory address zero through an uninitialized pointer, etc.) or an uncorrectable memory error was detected.

Termination Code: 0420011f
Severity: Critical -- failure or failure imminent. The HSV200 controller inactivity watchdog timer expired.

Termination Code: 04210107
Severity: Critical -- failure or failure imminent. Drive Broken status returned following a Storage System Termination Event Log or Storage System Event Log I/O request.

Termination Code: 04220102
Severity: Critical -- failure or failure imminent. The Software Component ID specified in an Event Code is illegal.

Termination Code: 04240960
Severity: Warning -- not failed but attention recommended or required. Power failed.

Termination Code: 043f011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 0, Reserved exception.

Termination Code: 0440011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 100, System Reset exception.

Termination Code: 0441011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 200, Machine Check exception.

Termination Code: 0442011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 300, DSI exception (i.e., a data memory access cannot be performed).

Termination Code: 0443011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 400, ISI exception (i.e., an attempt to fetch the next instruction to be executed failed).

Termination Code: 0444011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 500, External Interrupt exception.

Termination Code: 0445011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 600, Alignment exception (i.e., a memory access cannot be performed because the address alignment or mode is incompatible for the instruction that was about to be executed).

Termination Code: 0446011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 700, Program exception (i.e., execution of an illegal or privileged instruction was attempted).

Termination Code: 0447011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 800, Floating-Point Unavailable exception (i.e., an attempt was made to execute a floating-point instruction and the floating-point available bit in the MSR was cleared).

Termination Code: 0448011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 900, Decrementer exception.

Termination Code: 0449011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector A00, Reserved exception.

Termination Code: 044a011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector B00, Reserved exception.

Termination Code: 044b011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector C00, System Call exception.

Termination Code: 044c011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector D00, Trace exception.

Termination Code: 044d011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector E00, Floating-Point Assist exception.

Termination Code: 044e011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector F00, Reserved exception.

Termination Code: 044f011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 1000, Instruction Translation Miss exception.

Termination Code: 0450011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 1100, Data Load Translation Miss exception.

Termination Code: 0451011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 1200, Data Store Translation Miss exception.

Termination Code: 0452011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 1300, Instruction Address Break exception.

Termination Code: 0453011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 1400, System Management exception.

Termination Code: 04540101
Severity: Critical -- failure or failure imminent. Event data block count unexpected.

Termination Code: 04550101
Severity: Critical -- failure or failure imminent. FM_locate_event_info received unexpected event retrieval status.

Termination Code: 04560102
Severity: Critical -- failure or failure imminent. FM_activeq_read_event was unable to satisfy an active queue event request due to an internal inconsistency.

Termination Code: 04570105
Severity: Critical -- failure or failure imminent. A direct call to FM_x_terminate_ctl was made. FM_terminate_ctl_user or FM_terminate_ctl_isr must be used instead.

Termination Code: 0458011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 1500, Reserved exception.

Termination Code: 0459011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 1600, Altivec exception.

Termination Code: 045a011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 1700, Reserved exception.

Termination Code: 045b011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 1800, Reserved exception.

Termination Code: 045c011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 1900, Reserved exception.

Termination Code: 045d011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 1A00, Reserved exception.

Termination Code: 045e011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 1B00, Reserved exception.

Termination Code: 045f011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 1C00, Reserved exception.

Termination Code: 0460011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 1D00, Reserved exception.

Termination Code: 0461011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 1E00, Reserved exception.

Termination Code: 0462011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 1F00, Reserved exception.

Termination Code: 0463011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 2000, Reserved exception.

Termination Code: 0464011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 2100, Reserved exception.

Termination Code: 0465011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 2200, Reserved exception.

Termination Code: 0466011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 2300, Reserved exception.

Termination Code: 0467011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 2400, Reserved exception.

Termination Code: 0468011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 2500, Reserved exception.

Termination Code: 0469011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 2600, Reserved exception.

Termination Code: 046a011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 2700, Reserved exception.

Termination Code: 046b011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 2800, Reserved exception.

Termination Code: 046c011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 2900, Reserved exception.

Termination Code: 046d011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 2A00, Reserved exception.

Termination Code: 046e011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 2B00, Reserved exception.

Termination Code: 046f011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 2C00, Reserved exception.

Termination Code: 0470011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 2D00, Reserved exception.

Termination Code: 0471011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 2E00, Reserved exception.

Termination Code: 0472011f
Severity: Critical -- failure or failure imminent. Program Interrupt Vector Service Routine (PIVSR) entered with unhandled trap at Exception Vector 2F00, Reserved exception.

Termination Code: 04730167
Severity: Critical -- failure or failure imminent. Error encountered while building ADDRESS_MAP.

Termination Code: 04740160
Severity: Critical -- failure or failure imminent. Fault Manager Event Log Packet Management Area not allocated.

Termination Code: 0476013f
Severity: Critical -- failure or failure imminent. The EDC used to test the validity of the Last Termination Event area in nonvolatile memory was bad; termination processing was completed.

Termination Code: 0477013f
Severity: Critical -- failure or failure imminent. The EDC used to test the validity of the Last Termination Event area in nonvolatile memory was bad; termination processing was initiated but not completed.

Termination Code: 0478393f
Severity: Warning -- not failed but attention recommended or required. The EDC used to test the validity of the Last Termination Event area in nonvolatile memory was bad; termination processing was not initiated, the HSV200 controller's PowerPC was spontaneously reset.

Termination Code: 04790020
Severity: Normal -- informational in nature. The EDC used to test the validity of the Last Termination Event area in nonvolatile memory was bad; manufacturing full memory test was executed.

Termination Code: 047a013f
Severity: Critical -- failure or failure imminent. The EDC used to test the validity of the Last Termination Event area in nonvolatile memory was bad; unexpected termination processing state.

Termination Code: 047b0022
Severity: Normal -- informational in nature. The HSV200 controller has been requested to be uninitialize by the user.

Termination Code: 04810130
Severity: Critical -- failure or failure imminent. The HSV200 controller inactivity watchdog timer expired.

Termination Code: 0482206f
Severity: Critical -- failure or failure imminent. Cache Memory VTT Voltage Failure.

Termination Code: 0483206f
Severity: Critical -- failure or failure imminent. Non-Volatile Cache Memory Voltage Failure.

Termination Code: 0484206f
Severity: Critical -- failure or failure imminent. Volatile Cache Memory Voltage Failure.

Termination Code: 0485200f
Severity: Critical -- failure or failure imminent. PowerPC Bus Data Parity Error.

Termination Code: 04862010
Severity: Critical -- failure or failure imminent. PowerPC Bus Address Parity Error.

Termination Code: 0487390e
Severity: Warning -- not failed but attention recommended or required. PowerPC L1 Instruction Cache Error.

Termination Code: 0488390e
Severity: Warning -- not failed but attention recommended or required. PowerPC L1 Data Cache Error.

Termination Code: 0489390e
Severity: Warning -- not failed but attention recommended or required. PowerPC L2 Cache Tag Parity or L2 Cache Data Parity Error.

Termination Code: 048a2015
Severity: Critical -- failure or failure imminent. Sprite PowerPC Transfer TimeOut Error.

Termination Code: 048b0030
Severity: Normal -- informational in nature. Killed by Other Controller.

Termination Code: 048c0030
Severity: Normal -- informational in nature. Software Restart.

Termination Code: 048d0030
Severity: Normal -- informational in nature. Button Reset.

Termination Code: 048e0114
Severity: Critical -- failure or failure imminent. Atlantis CPU Address Out of Range Error.

Termination Code: 048f2015
Severity: Critical -- failure or failure imminent. Atlantis Transfer Type/Initial Value Violation Error.

Termination Code: 04900114
Severity: Critical -- failure or failure imminent. Atlantis Access to a Protected Region Error.

Termination Code: 04913915
Severity: Warning -- not failed but attention recommended or required. Atlantis Integrated SRAM Parity Error.

Termination Code: 04922015
Severity: Critical -- failure or failure imminent. Uncorrectable Policy Memory ECC Error.

Termination Code: 04930112
Severity: Critical -- failure or failure imminent. Atlantis Device Burst Violation Error.

Termination Code: 04942013
Severity: Critical -- failure or failure imminent. Atlantis Device Ready Timeout Error.

Termination Code: 04952013
Severity: Critical -- failure or failure imminent. Atlantis Device Address or Data Parity Error.

Termination Code: 04960112
Severity: Critical -- failure or failure imminent. Atlantis DMA Failure to Decode Address Error.

Termination Code: 04970112
Severity: Critical -- failure or failure imminent. Atlantis DMA Access Protection Violation Error.

Termination Code: 04980112
Severity: Critical -- failure or failure imminent. Atlantis DMA Write Protect Violation Error.

Termination Code: 04990112
Severity: Critical -- failure or failure imminent. Atlantis DMA Attempt to Access the Descriptor Owned by the CPU.

Termination Code: 049a010f
Severity: Critical -- failure or failure imminent. Sprite PowerPC Transfer Timeout on PCIX Error.

Termination Code: 049b2010
Severity: Critical -- failure or failure imminent. Sprite PowerPC Last Entry Error.

Termination Code: 049c2010
Severity: Critical -- failure or failure imminent. Sprite PowerPC Alignment Error.

Termination Code: 049d3910
Severity: Warning -- not failed but attention recommended or required. Sprite Queue Read Data Parity Error.

Termination Code: 049e010f
Severity: Critical -- failure or failure imminent. Sprite PCIX Access Error - Not a 4-Byte Access.

Termination Code: 049f2011
Severity: Critical -- failure or failure imminent. Sprite Queue Detected an Invalid Destination Error.

Termination Code: 04a0011b
Severity: Critical -- failure or failure imminent. Sprite XOR-DMA - TimeOut Error.

Termination Code: 04a1011b
Severity: Critical -- failure or failure imminent. Sprite XOR-DMA - Start Frame Error.

Termination Code: 04a2011b
Severity: Critical -- failure or failure imminent. Sprite XOR-DMA - End Frame Error.

Termination Code: 04a3391c
Severity: Warning -- not failed but attention recommended or required. Sprite XOR-DMA - Parity Error.

Termination Code: 04a4011b
Severity: Critical -- failure or failure imminent. Sprite XOR-DMA - Invalid Opcode Error.

Termination Code: 04a5011b
Severity: Critical -- failure or failure imminent. Sprite XOR-DMA - Count Error.

Termination Code: 04a62011
Severity: Critical -- failure or failure imminent. Sprite Bad Write Data Error.

Termination Code: 04a73911
Severity: Warning -- not failed but attention recommended or required. Sprite Command/Data Parity Error.

Termination Code: 04a82011
Severity: Critical -- failure or failure imminent. Sprite New Command Bad Error.

Termination Code: 04a92016
Severity: Critical -- failure or failure imminent. Uncorrectable Cache Memory ECC Error.

Termination Code: 04aa2012
Severity: Critical -- failure or failure imminent. Sprite No Beginning-Of-Frame or Invalid Single Destination Error.

Termination Code: 04ab2012
Severity: Critical -- failure or failure imminent. Sprite Transaction Length MisMatch Error.

Termination Code: 04ac3912
Severity: Warning -- not failed but attention recommended or required. Sprite Transaction Entry Read Parity Error.

Termination Code: 04ad0111
Severity: Critical -- failure or failure imminent. Sprite Bite-Count (BC) MisMatch Error (Transaction BC != BC in FIFO).

Termination Code: 04ae0111
Severity: Critical -- failure or failure imminent. Sprite Target Retry-Count Exceeded Error.

Termination Code: 04af0111
Severity: Critical -- failure or failure imminent. Sprite Initiator Retry-Count Exceeded Error.

Termination Code: 04b00111
Severity: Critical -- failure or failure imminent. Sprite Split-Completion Count Exceeded Error.

Termination Code: 04b10111
Severity: Critical -- failure or failure imminent. Sprite Split-Completion Error Message Received Error.

Termination Code: 04b20111
Severity: Critical -- failure or failure imminent. Sprite UnExpected Split-Completion Error.

Termination Code: 04b30111
Severity: Critical -- failure or failure imminent. Sprite Split-Completion Invalid Termination Error.

Termination Code: 04b40111
Severity: Critical -- failure or failure imminent. Sprite Split-Completion Without a Previous Split-Response Error.

Termination Code: 04b52012
Severity: Critical -- failure or failure imminent. Sprite PCIX PERR Asserted Error.

Termination Code: 04b60112
Severity: Critical -- failure or failure imminent. Sprite performed a Master Abort Error.

Termination Code: 04b72012
Severity: Critical -- failure or failure imminent. Sprite received a Target Abort Error.

Termination Code: 04b82012
Severity: Critical -- failure or failure imminent. Sprite asserted SERR.

Termination Code: 04b92012
Severity: Critical -- failure or failure imminent. Sprite detected SERR.

Termination Code: 04ba011b
Severity: Critical -- failure or failure imminent. Tachyon Unsupported Byte Enable Error.

Termination Code: 04bb391b
Severity: Warning -- not failed but attention recommended or required. Tachyon Outbound Parity Error.

Termination Code: 04bc391b
Severity: Warning -- not failed but attention recommended or required. Tachyon Inbound Parity Error.

Termination Code: 04bd201c
Severity: Critical -- failure or failure imminent. Tachyon Detected Parity Error.

Termination Code: 04be201c
Severity: Critical -- failure or failure imminent. Tachyon Signaled System Error (SERR).

Termination Code: 04bf011b
Severity: Critical -- failure or failure imminent. Tachyon Received Master Abort Error.

Termination Code: 04c0201c
Severity: Critical -- failure or failure imminent. Tachyon Received Target Abort Error.

Termination Code: 04c1201c
Severity: Critical -- failure or failure imminent. Tachyon Signaled Target Abort Error.

Termination Code: 04c2201c
Severity: Critical -- failure or failure imminent. Tachyon Master Data Parity Error.

Termination Code: 04c3011b
Severity: Critical -- failure or failure imminent. Tachyon Unexpected Split-Completion Error.

Termination Code: 04c4011b
Severity: Critical -- failure or failure imminent. Tachyon Split-Completion Discarded Error.

Termination Code: 04c5391c
Severity: Warning -- not failed but attention recommended or required. Tachyon Parity Error on Split Related Transaction.

Termination Code: 04c6391c
Severity: Warning -- not failed but attention recommended or required. Tachyon Parity Error on Incoming Data.

Termination Code: 04c7391c
Severity: Warning -- not failed but attention recommended or required. Tachyon Parity Error on Outgoing Data.

Termination Code: 04c8201c
Severity: Critical -- failure or failure imminent. Tachyon Attribute Parity Error.

Termination Code: 04c9011b
Severity: Critical -- failure or failure imminent. Tachyon Split-Completion Byte Count Excessive.

Termination Code: 04ca011b
Severity: Critical -- failure or failure imminent. Tachyon Read Byte Count Excessive Error.

Termination Code: 04cb011b
Severity: Critical -- failure or failure imminent. Tachyon Read FIFO Parity Error.

Termination Code: 04cc011b
Severity: Critical -- failure or failure imminent. Tachyon Write FIFO Parity Error.

Termination Code: 04cd011b
Severity: Critical -- failure or failure imminent. Tachyon Reserved Region Access Error.

Termination Code: 04ce010d
Severity: Critical -- failure or failure imminent. Tachyon Parity Error on Split Completion Error.

Termination Code: 04cf011a
Severity: Critical -- failure or failure imminent. Undecoded machine check.

Termination Code: 04d00180
Severity: Critical -- failure or failure imminent. Manufacturing Event Analysis Log Commit Packet unexpectedly in use.

Termination Code: 04f6013f
Severity: Critical -- failure or failure imminent. User termination test all parameters.

Termination Code: 04f70000
Severity: Normal -- informational in nature. Console requested restart with dump (not coupled) via CTRL-Z.

Termination Code: 04f9017f
Severity: Critical -- failure or failure imminent. Poweroff test.

Termination Code: 04fa0100
Severity: Critical -- failure or failure imminent. User termination test no parameters.

Termination Code: 04fb011f
Severity: Critical -- failure or failure imminent. User termination test all parameters.

Termination Code: 04fc0100
Severity: Critical -- failure or failure imminent. ISR termination test no parameters.

Termination Code: 04fd011f
Severity: Critical -- failure or failure imminent. ISR termination test all parameters.

Termination Code: 04fe0100
Severity: Critical -- failure or failure imminent. Function not yet implemented.

Termination Code: 04ff011f
Severity: Critical -- failure or failure imminent. EXEC_BUGCHECK statement executed.

Termination Code: 06040100
Severity: Critical -- failure or failure imminent. Failed memory allocation for SFQ.

Termination Code: 06150100
Severity: Critical -- failure or failure imminent. Failed memory allocation for Fibre Channel Services Crash Dump structure.

Termination Code: 061c0100
Severity: Critical -- failure or failure imminent. Failed memory allocation for IBQ.

Termination Code: 061d0100
Severity: Critical -- failure or failure imminent. Failed memory allocation for MFC copy buffer.

Termination Code: 06200100
Severity: Critical -- failure or failure imminent. Invalid Completion Message type.

Termination Code: 06230100
Severity: Critical -- failure or failure imminent. Class 2 Failure for outbound sequence.

Termination Code: 0624011f
Severity: Critical -- failure or failure imminent. Host Programming error.

Termination Code: 06280100
Severity: Critical -- failure or failure imminent. Invalid Port Event Type.

Termination Code: 06290100
Severity: Critical -- failure or failure imminent. Unknown FED type found.

Termination Code: 062a0100
Severity: Critical -- failure or failure imminent. Unknown FED found during Link Down cleanup.

Termination Code: 062b0100
Severity: Critical -- failure or failure imminent. Fail status returned for timer start.

Termination Code: 062c0100
Severity: Critical -- failure or failure imminent. Unexpected loop state.

Termination Code: 062e0100
Severity: Critical -- failure or failure imminent. SEST programming error.

Termination Code: 062f0100
Severity: Critical -- failure or failure imminent. SEST programming error.

Termination Code: 06320100
Severity: Critical -- failure or failure imminent. Port chip failed to go Offline.

Termination Code: 06330100
Severity: Critical -- failure or failure imminent. Out of Reserved FEDs.

Termination Code: 06340100
Severity: Critical -- failure or failure imminent. Unsupported ELS requested.

Termination Code: 06360100
Severity: Critical -- failure or failure imminent. Unsupported drive initialization sequence command.

Termination Code: 06380100
Severity: Critical -- failure or failure imminent. Unsupported TDS requested.

Termination Code: 063c0100
Severity: Critical -- failure or failure imminent. Command issued to an illegal LBA.

Termination Code: 06410100
Severity: Critical -- failure or failure imminent. Unknown SCSI status byte.

Termination Code: 06420100
Severity: Critical -- failure or failure imminent. No backend ports were available for a mirror cache transfer

Termination Code: 06460100
Severity: Critical -- failure or failure imminent. Unsupported SES page for Receive Diagnostic Results.

Termination Code: 06470100
Severity: Critical -- failure or failure imminent. Unsupported SES String In subpage for Receive Diagnostic Results.

Termination Code: 06500080
Severity: Normal -- informational in nature. Unsupported SES page for Receive Diagnostic Results.

Termination Code: 0651011f
Severity: Critical -- failure or failure imminent. FED for handling MFC ACK was not on the In-process Queue as expected.

Termination Code: 07000100
Severity: Critical -- failure or failure imminent. Initialization failed due to insufficient memory.

Termination Code: 07010100
Severity: Critical -- failure or failure imminent. LMAP allocation failed.

Termination Code: 07020100
Severity: Critical -- failure or failure imminent. LMAP allocation failed.

Termination Code: 07030100
Severity: Critical -- failure or failure imminent. Invalid RAID type.

Termination Code: 07070100
Severity: Critical -- failure or failure imminent. Failed reading QS.

Termination Code: 070a0100
Severity: Critical -- failure or failure imminent. RSD allocation failed.

Termination Code: 070b0100
Severity: Critical -- failure or failure imminent. LDSB ref_count is off

Termination Code: 070c0100
Severity: Critical -- failure or failure imminent. Invalid Object Class for I/O request.

Termination Code: 070d0100
Severity: Critical -- failure or failure imminent. Invalid I/O range for given object.

Termination Code: 07110100
Severity: Critical -- failure or failure imminent. Invalid RAID type.

Termination Code: 07130100
Severity: Critical -- failure or failure imminent. Invalid RAID type.

Termination Code: 07140100
Severity: Critical -- failure or failure imminent. Invalid structure - Zero process.

Termination Code: 07150100
Severity: Critical -- failure or failure imminent. Invalid structure - Zero process.

Termination Code: 07160100
Severity: Critical -- failure or failure imminent. Invalid structure -  ODWORK process.

Termination Code: 07170100
Severity: Critical -- failure or failure imminent. Program buffer leak detected.

Termination Code: 07180100
Severity: Critical -- failure or failure imminent. Buffer pool leak detected.

Termination Code: 07190100
Severity: Critical -- failure or failure imminent. Code not yet implemented.

Termination Code: 071a0100
Severity: Critical -- failure or failure imminent. Wrong LDSB returned to waiting abort requester.

Termination Code: 071b0100
Severity: Critical -- failure or failure imminent. Wrong LDAD returned to waiting abort requester.

Termination Code: 071c0100
Severity: Critical -- failure or failure imminent. Bad map type for read merge.

Termination Code: 071d0100
Severity: Critical -- failure or failure imminent. Cache hit occurred while performing read merge.

Termination Code: 071e0100
Severity: Critical -- failure or failure imminent. PSAR indicates invalid usage.

Termination Code: 071f0100
Severity: Critical -- failure or failure imminent. Bad object class in Regen/Replace.

Termination Code: 07200100
Severity: Critical -- failure or failure imminent. No Free CMAPs.

Termination Code: 07220100
Severity: Critical -- failure or failure imminent. Invalid CS Drive Request.

Termination Code: 07240100
Severity: Critical -- failure or failure imminent. No Free CS Req items.

Termination Code: 07260100
Severity: Critical -- failure or failure imminent. Invalid Volnoid encountered.

Termination Code: 07290100
Severity: Critical -- failure or failure imminent. Multiple Metadata Transactions Detected.

Termination Code: 072a0100
Severity: Critical -- failure or failure imminent. I/O Failed in CS$RECOVER_TRANSACTIONS.

Termination Code: 072b0100
Severity: Critical -- failure or failure imminent. Invalid Transaction type.

Termination Code: 072d0100
Severity: Critical -- failure or failure imminent. No Transaction was found.

Termination Code: 072f0100
Severity: Critical -- failure or failure imminent. Member State not supported in zero_rsdm.

Termination Code: 07300100
Severity: Critical -- failure or failure imminent. Regen of Member should be complete, but is not.

Termination Code: 07340100
Severity: Critical -- failure or failure imminent. Bad CS Req Object Class in handle CS Req.

Termination Code: 07350100
Severity: Critical -- failure or failure imminent. Invalid CS Req Operation in handle CS Req.

Termination Code: 07370100
Severity: Critical -- failure or failure imminent. Invalid Volnoid in Sparing Process.

Termination Code: 07380100
Severity: Critical -- failure or failure imminent. No XDs available for cs_req operation

Termination Code: 07390100
Severity: Critical -- failure or failure imminent. Invalid Raid Type in Regen/Reassign.

Termination Code: 073b0100
Severity: Critical -- failure or failure imminent. Unknown CS Transaction type for Journaling.

Termination Code: 073c0100
Severity: Critical -- failure or failure imminent. CS Journal Transaction inconsistency.

Termination Code: 073d0100
Severity: Critical -- failure or failure imminent. Invalid CS Transaction type for Journaling operation.

Termination Code: 073e0100
Severity: Critical -- failure or failure imminent. Invalid structure -  LD Leveling process.

Termination Code: 073f0100
Severity: Critical -- failure or failure imminent. Invalid structure -  RStore Sparing process.

Termination Code: 07400100
Severity: Critical -- failure or failure imminent. Invalid structure -  CS Req process.

Termination Code: 07410100
Severity: Critical -- failure or failure imminent. Invalid structure -  PLDMC process.

Termination Code: 07420100
Severity: Critical -- failure or failure imminent. No Free RLBs (RSD Lock Blocks).

Termination Code: 07430100
Severity: Critical -- failure or failure imminent. RLB List is inconsistent.

Termination Code: 07440100
Severity: Critical -- failure or failure imminent. RLB state is inconsistent.

Termination Code: 07450100
Severity: Critical -- failure or failure imminent. Invalid structure -  CS CSLD process.

Termination Code: 07460100
Severity: Critical -- failure or failure imminent. Invalid structure -  CS E-bit handler.

Termination Code: 07480100
Severity: Critical -- failure or failure imminent. Illegal QS I/O by Non Storage System Master.

Termination Code: 07490100
Severity: Critical -- failure or failure imminent. Illegal CSLD I/O by Non Storage System Master.

Termination Code: 074a0100
Severity: Critical -- failure or failure imminent. Invalid structure -  ACBW process.

Termination Code: 074b0100
Severity: Critical -- failure or failure imminent. Invalid ACBW Opcode.

Termination Code: 074c0100
Severity: Critical -- failure or failure imminent. Invalid structure - Unsharing process.

Termination Code: 074f0100
Severity: Critical -- failure or failure imminent. Invalid structure -  RSS Migration process.

Termination Code: 07500100
Severity: Critical -- failure or failure imminent. Invalid structure -  RStore Migration process.

Termination Code: 07510100
Severity: Critical -- failure or failure imminent. Member State not supported.

Termination Code: 07520100
Severity: Critical -- failure or failure imminent. Metadata is inaccessible; an inoperative condition has occurred.

Termination Code: 07530100
Severity: Critical -- failure or failure imminent. An invalid structure was encountered on an ALB list.

Termination Code: 07540100
Severity: Critical -- failure or failure imminent. LMAP does not point to RStore, and RStore not being allocated.

Termination Code: 07550100
Severity: Critical -- failure or failure imminent. Invalid structure -  LD Allocation work process.

Termination Code: 07570100
Severity: Critical -- failure or failure imminent. Realize or realize_temp failed.

Termination Code: 07580100
Severity: Critical -- failure or failure imminent. Unrealize or unrealize_temp failed.

Termination Code: 07590100
Severity: Critical -- failure or failure imminent. Unit realized before initial allocation completed

Termination Code: 075b0100
Severity: Critical -- failure or failure imminent. An I/O that should NOT fail, did.

Termination Code: 075d0100
Severity: Critical -- failure or failure imminent. Invalid structure -  CS C-bit handler.

Termination Code: 075e0100
Severity: Critical -- failure or failure imminent. Invalid structure - OD bg aloc process.

Termination Code: 075f0100
Severity: Critical -- failure or failure imminent. DUB and RSS do not agree with each other.

Termination Code: 07600100
Severity: Critical -- failure or failure imminent. Invalid LD type

Termination Code: 07610100
Severity: Critical -- failure or failure imminent. Invalid DIP State in LD

Termination Code: 07620100
Severity: Critical -- failure or failure imminent. Deallocation failed

Termination Code: 07630100
Severity: Critical -- failure or failure imminent. Failure to validate reserved capacity on each rss member

Termination Code: 07640100
Severity: Critical -- failure or failure imminent. Invalid structure -  REBUILD PARITY MAIN

Termination Code: 07680100
Severity: Critical -- failure or failure imminent. An RSS member has been removed unexpectedly.

Termination Code: 07690102
Severity: Critical -- failure or failure imminent. An unsupported member manager state has occurred.

Termination Code: 076a0100
Severity: Critical -- failure or failure imminent. No Quorum Disks have been discovered.

Termination Code: 076b0100
Severity: Critical -- failure or failure imminent. Invalid/unknown pseg allocation type

Termination Code: 076c0100
Severity: Critical -- failure or failure imminent. XMFC Failure - other controller gone during communication with it.

Termination Code: 076d0100
Severity: Critical -- failure or failure imminent. Invalid XMFC operation.

Termination Code: 076e0100
Severity: Critical -- failure or failure imminent. Invalid type in RSDM.

Termination Code: 07700105
Severity: Critical -- failure or failure imminent. CHKDSK test failed

Termination Code: 07710100
Severity: Critical -- failure or failure imminent. Invalid structure - Unsharing process.

Termination Code: 07720100
Severity: Critical -- failure or failure imminent. Invalid structure - Unsharing process.

Termination Code: 07730100
Severity: Critical -- failure or failure imminent. The RSD pointer should have been NULL but wasn't

Termination Code: 07740100
Severity: Critical -- failure or failure imminent. Shadow initial synchronization encountered bad data

Termination Code: 07750100
Severity: Critical -- failure or failure imminent. The LD should have not been realized but was

Termination Code: 08010100
Severity: Critical -- failure or failure imminent. Bad status from CS$SET_EBIT

Termination Code: 08020100
Severity: Critical -- failure or failure imminent. An abnormal member's member_state is not supported

Termination Code: 08030100
Severity: Critical -- failure or failure imminent. A request was made to do I/O for an undefined RAID type.

Termination Code: 08040100
Severity: Critical -- failure or failure imminent. Drive rewrite function is not supported

Termination Code: 08050100
Severity: Critical -- failure or failure imminent. A sprite DMA transaction completed with an interrupt but the DMA context queue was empty

Termination Code: 08060100
Severity: Critical -- failure or failure imminent. Unable to save DMA context because the Queue is full

Termination Code: 08070100
Severity: Critical -- failure or failure imminent. Cannot dynamically allocate enough memory to store waiters for ptr 9687 fix.

Termination Code: 08080100
Severity: Critical -- failure or failure imminent. Unsupported structure type passed into RS function

Termination Code: 08090100
Severity: Critical -- failure or failure imminent. Sprite CDB memory has been corrupted

Termination Code: 080a0100
Severity: Critical -- failure or failure imminent. Sprite returned an error that we don't know how to handle yet

Termination Code: 080f0100
Severity: Critical -- failure or failure imminent. Sprite DMA context queue is out of sync with interrupts

Termination Code: 09010100
Severity: Critical -- failure or failure imminent. EXEC_init_bque failed.

Termination Code: 09020100
Severity: Critical -- failure or failure imminent. Memory allocation failed for Storage System Management Interface CP/RP (task block).

Termination Code: 09040100
Severity: Critical -- failure or failure imminent. Storage System Management Interface detected an internal inconsistency.

Termination Code: 09060100
Severity: Critical -- failure or failure imminent. Memory allocation failed for return buffer.

Termination Code: 09080100
Severity: Critical -- failure or failure imminent. Insufficient resources available for SCMI Command Lock dynamic allocation.

Termination Code: 09090100
Severity: Critical -- failure or failure imminent. Insufficient resources available for SCMI Command Lock initial allocation.

Termination Code: 0b000100
Severity: Critical -- failure or failure imminent. Invalid XMFC Response Packet.

Termination Code: 0b010100
Severity: Critical -- failure or failure imminent. Invalid MFC Vector (Index).

Termination Code: 0b020100
Severity: Critical -- failure or failure imminent. Invalid System Activity Collection state.

Termination Code: 0b040100
Severity: Critical -- failure or failure imminent. Invalid System Utility (Code Load or Resynchronization) state.

Termination Code: 0b052001
Severity: Critical -- failure or failure imminent. Attempt to access EEPROM for UUID Range failed.

Termination Code: 0b062001
Severity: Critical -- failure or failure imminent. UUID Range overflow.

Termination Code: 0b080100
Severity: Critical -- failure or failure imminent. A resynchronization was requested at an inappropriate time.

Termination Code: 0b092003
Severity: Critical -- failure or failure imminent. Attempt to access Operator Control Panel failed.

Termination Code: 0b0a0100
Severity: Critical -- failure or failure imminent. Invalid XMFC State.

Termination Code: 0b100021
Severity: Normal -- informational in nature. New glue code available, attempting a force load which requires a restart after the load is successful.

Termination Code: 0b110020
Severity: Normal -- informational in nature. New boot code available, attempting a force load following restart.

Termination Code: 0b12db60
Severity: Warning -- not failed but attention recommended or required. Attempt to load Non-ROHS compliant firmware onto a ROHS complaint controller or Non-CR2 firmware onto a CR2 controller was prevented.

Termination Code: 0c010102
Severity: Critical -- failure or failure imminent. Invalid Data Replication Manager Dual State was found while processing an ACK for a dual controller management command.

Termination Code: 0c03010c
Severity: Critical -- failure or failure imminent. Invalid state exists for deleting a Group State Block.

Termination Code: 0c040101
Severity: Critical -- failure or failure imminent. A software problem was found in processing a recovery write upon controller start or failover: The group sequence number node already exists.

Termination Code: 0c050106
Severity: Critical -- failure or failure imminent. A software problem was found in processing a recovery write upon controller start or failover: The recovery write data was not in cache as expected.

Termination Code: 0c060106
Severity: Critical -- failure or failure imminent. A software problem was found in processing a recovery write upon controller start or failover: The recovery write data found in cache was not marked dirty write-back cached data as expected.

Termination Code: 0c070106
Severity: Critical -- failure or failure imminent. A software problem was found in processing a recovery write upon controller start or failover: Lookup of group sequence number node failed.

Termination Code: 0c080106
Severity: Critical -- failure or failure imminent. A software problem was found in cleaning Data Replication Manager context in the mirror cache when the mirror was declared invalid: A recovery write was found, but its associated RIE was not marked free as expected.

Termination Code: 0c090106
Severity: Critical -- failure or failure imminent. A software problem was found in cleaning Data Replication Manager context in the mirror cache when the mirror was declared invalid: Not all group members were processed.

Termination Code: 0c0a0106
Severity: Critical -- failure or failure imminent. A software problem was found in cleaning Data Replication Manager context in the primary cache when the primary was declared invalid: A recovery write was found, but its associated RIE was not marked free as expected.

Termination Code: 0c0b0106
Severity: Critical -- failure or failure imminent. A software problem was found in cleaning Data Replication Manager context in the primary cache when the primary was declared invalid: Not all group members were processed.

Termination Code: 0c0c0104
Severity: Critical -- failure or failure imminent. A software problem was found when deleting the Group State Block: Transfers were not completely run down.

Termination Code: 0c0d0104
Severity: Critical -- failure or failure imminent. A software problem was found when inserting a Group State Block into the active list: A Group State Block with this same Universal Unique Identifier is already on the active list.

Termination Code: 0c0e0106
Severity: Critical -- failure or failure imminent. A group sequence number out of order was detected in the transfer path upon remote write completion after the mirror controller was updated; A Full Copy of the affected Data Replication Group may be initiated upon the next controller restart.

Termination Code: 0c0f0105
Severity: Critical -- failure or failure imminent. Setting the e-bit failed for a write long command on the destination unit.

Termination Code: 0c100104
Severity: Critical -- failure or failure imminent. An attempt was made to acquire the Data Replication Manager Remote Response Waiter, but it was unexpectedly already in use.

Termination Code: 0c110105
Severity: Critical -- failure or failure imminent. A Group Sequence Number Node was lost during mirror synchronization.

Termination Code: 0c130105
Severity: Critical -- failure or failure imminent. An unexpected I/O failure occurred: Container Services was unable to write to the PLDMC on media.

Termination Code: 0c140106
Severity: Critical -- failure or failure imminent. A group sequence number out of order was detected in the transfer path on the mirror side upon remote write completion; A Full Copy of the affected Data Replication Group may be initiated upon controller restart.

Termination Code: 0c150106
Severity: Critical -- failure or failure imminent. A group sequence number out of order was detected upon controller restart or failover when building the list of incomplete writes; A Full Copy of the affected Data Replication Group may be initiated upon controller restart.

Termination Code: 0c160106
Severity: Critical -- failure or failure imminent. A group sequence number out of order was detected upon controller restart or failover when completing previously incomplete writes; A Full Copy of the affected Data Replication Group may be initiated upon controller restart.

Termination Code: 0c170106
Severity: Critical -- failure or failure imminent. A group sequence number out of order with the received group sequence number was detected after a controller restarted, when synchonizing the group sequence numbers with the mirror side; A Full Copy of the affected Data Replication Group may be initiated upon controller restart.

Termination Code: 0c180106
Severity: Critical -- failure or failure imminent. A group sequence number out of order with the use and sent group sequence numbers was detected after a controller restarted, when synchronizing the group sequence numbers with the mirror side; A Full Copy of the affected Data Replication Group may be initiated upon controller restart.

Termination Code: 0c190106
Severity: Critical -- failure or failure imminent. A group sequence number out of order with the received group sequence number was detected after a controller restarted, when synchronizing the group sequence numbers with the primary side; A Full Copy of the affected Data Replication Group may be initiated upon controller restart.

Termination Code: 0c1a0106
Severity: Critical -- failure or failure imminent. A group sequence number out of order with the use and sent group sequence number was detected after a controller restart, when synchronizing the group sequence numbers with the primary side; A Full Copy of the affected Data Replication Group may be initiated upon controller restart.

Termination Code: 0c1b0106
Severity: Critical -- failure or failure imminent. A group sequence number out of order with the use group sequence number was detected after a controller restart, when synchronizing the group sequence numbers with the primary side; A Full Copy of the affected Data Replication Group may be initiated upon controller restart.

Termination Code: 0c1c0107
Severity: Critical -- failure or failure imminent. A group sequence number out of order was detected after a controller restart when synchronizing the mirror writes with the primary side; A Full Copy of the affected Data Replication Group may be initiated upon controller restart.

Termination Code: 0c200106
Severity: Critical -- failure or failure imminent. A group sequence number out of order with the use group sequence number was detected after a controller restart, when synchronizing the group sequence numbers with the primary side; A Full Copy of the affected Data Replication Group may be initiated upon controller restart.

Termination Code: 0c210106
Severity: Critical -- failure or failure imminent. A group sequence number out of order with the use group sequence number was detected to be too high; A Full Copy of the affected Data Replication Group may be initiated upon controller restart.

Termination Code: 0c220108
Severity: Critical -- failure or failure imminent. A group sequence number out of order with the use group sequence number was detected to be too low; A Full Copy of the affected Data Replication Group may be initiated upon controller restart.

Termination Code: 0c230105
Severity: Critical -- failure or failure imminent. A Data Replication Group member was detected to be in an unexpected cache state.

Termination Code: 0c240107
Severity: Critical -- failure or failure imminent. Secondary controller selection failed.

Termination Code: 0c270106
Severity: Critical -- failure or failure imminent. A group sequence number out of order with the use group sequence number was detected to be too low. A Full Copy of the affected Data Replication Group may be initiated upon controller restart.

Termination Code: 0c280106
Severity: Critical -- failure or failure imminent. A group sequence number out of order with the use group sequence number was detected to be too low. A Full Copy of the affected Data Replication Group may be initiated upon controller restart.

Termination Code: 0c290105
Severity: Critical -- failure or failure imminent. Data Replication Manager Dual State was not idle for MFC communication between the dual controllers during an add member operation.

Termination Code: 0c2a0106
Severity: Critical -- failure or failure imminent. Invalid Data Replication Manager Dual State was found while processing an ACK for a dual controller management ADD SOURCE command.

Termination Code: 0c2b0102
Severity: Critical -- failure or failure imminent. Invalid Data Replication Manager Dual State was found while processing an ACK for a dual controller management command when a process is waiting for the ACK.

Termination Code: 0c2c0102
Severity: Critical -- failure or failure imminent. Invalid Data Replication Manager Dual State was found while processing an ACK for a dual controller management command when a process is waiting for a DONE response.

Termination Code: 0c2d0105
Severity: Critical -- failure or failure imminent. Invalid Data Replication Manager Dual State was found while creating an ADD SOURCE dual controller management command.

Termination Code: 0c2e0105
Severity: Critical -- failure or failure imminent. Invalid Data Replication Manager Dual State was found while creating an SITE FAILOVER dual controller management command.

Termination Code: 0c2f0106
Severity: Critical -- failure or failure imminent. Invalid Data Replication Manager Dual State was found while processing an ACK for a dual controller management command requiring a DRRW response.

Termination Code: 0c300105
Severity: Critical -- failure or failure imminent. Invalid Data Replication Manager Dual State was found while creating a multi-destinaton dual controller management command.

Termination Code: 0c310105
Severity: Critical -- failure or failure imminent. Invalid Data Replication Manager Dual State was found while creating a dual controller management command that has only an ACK as a response and passes a group object as a parameter.

Termination Code: 0c320101
Severity: Critical -- failure or failure imminent. Invalid Data Replication Manager Dual State was found in the main dispatch function for dual controller management commands.

Termination Code: 0c330103
Severity: Critical -- failure or failure imminent. Invalid Data Replication Manager Dual State was found in the main processing function for dual controller management commands.

Termination Code: 0c340101
Severity: Critical -- failure or failure imminent. An EETB resource needed for a Data Replication Manager Mirror Request dual controller management command is already in use by another command.

Termination Code: 0c350101
Severity: Critical -- failure or failure imminent. An EETB resource expected in response to a Data Replication Manager Mirror Request dual controller management command is missing.

Termination Code: 0c360102
Severity: Critical -- failure or failure imminent. Invalid Data Replication Manager Dual State was found while issuing a simple dual controller management command.

Termination Code: 0c370102
Severity: Critical -- failure or failure imminent. Invalid Data Replication Manager Dual State was found while processing the response to a simple dual controller management command.

Termination Code: 0c380102
Severity: Critical -- failure or failure imminent. Invalid Data Replication Manager Dual State was found while building a simple dual controller management command.

Termination Code: 0c390102
Severity: Critical -- failure or failure imminent. Invalid Data Replication Manager Dual State was found while building a dual controller management command which uses an SCVD object.

Termination Code: 0c3a0102
Severity: Critical -- failure or failure imminent. Invalid Data Replication Manager Dual State was found while processing an ACK for a unit related dual controller management command that does not require an additional response.

Termination Code: 0c3b0102
Severity: Critical -- failure or failure imminent. Invalid Data Replication Manager Dual State was found while processing an ACK for a unit related dual controller management command that requires an additional response.

Termination Code: 0c3c0102
Severity: Critical -- failure or failure imminent. An unexpected response to a dual controller management command was received during mirror controller crash cleanup.

Termination Code: 0c3d0102
Severity: Critical -- failure or failure imminent. Invalid Data Replication Manager Dual State was found while processing an ACK for a mirror request dual controller management command.

Termination Code: 0c3e0102
Severity: Critical -- failure or failure imminent. Invalid Data Replication Manager Dual State was found while building a dual controller management command to be sent to the mirror controller.

Termination Code: 0c3f0102
Severity: Critical -- failure or failure imminent. Invalid Data Replication Manager Dual State was found while processing an ACK for a dual controller management mirror response.

Termination Code: 0c400102
Severity: Critical -- failure or failure imminent. Invalid Data Replication Manager Dual State was found while building a dual controller management response to be sent to the mirror controller.

Termination Code: 0c410102
Severity: Critical -- failure or failure imminent. Invalid Data Replication Manager Dual State was found while initiating a site failover.

Termination Code: 0c420102
Severity: Critical -- failure or failure imminent. Invalid Data Replication Manager Dual State was found while processing an ACK for a dual controller management synchronize buffers command.

Termination Code: 0c430102
Severity: Critical -- failure or failure imminent. Invalid Data Replication Manager Dual State was found while processing an ACK for a dual controller management MDW command.

Termination Code: 0c450100
Severity: Critical -- failure or failure imminent. We should not have gone down this path.

Termination Code: 0c460103
Severity: Critical -- failure or failure imminent. MFC frame corruption detected.

Termination Code: 0c470104
Severity: Critical -- failure or failure imminent. Invalid attempt to associate host adapter ACB with Data Replication Manager destination DDCB.

Termination Code: 0c480100
Severity: Critical -- failure or failure imminent. Insufficient free memory available to allocate required DDCB structures.

Termination Code: 0c490100
Severity: Critical -- failure or failure imminent. Insufficient free memory available to allocate required RNSB structures.

Termination Code: 0c4a0104
Severity: Critical -- failure or failure imminent. Invalid attempt to associate a temporary ACB with Data Replication Manager destination DDCB.

Termination Code: 0e000020
Severity: Normal -- informational in nature. Found invalid battery subsystem state.

Termination Code: 0e010020
Severity: Normal -- informational in nature. Found invalid battery system hold up time.

Termination Code: 0e020020
Severity: Normal -- informational in nature. Found invalid battery brick number.

Termination Code: 0e030020
Severity: Normal -- informational in nature. Found invalid battery brick state.

Termination Code: 0e050020
Severity: Normal -- informational in nature. Found invalid blower number.

Termination Code: 0e060020
Severity: Normal -- informational in nature. Found invalid blower state.

Termination Code: 0e080020
Severity: Normal -- informational in nature. Found invalid temperature subsystem state.

Termination Code: 0e090020
Severity: Normal -- informational in nature. Found invalid power supply number.

Termination Code: 0e0a0020
Severity: Normal -- informational in nature. Found invalid power supply state.

Termination Code: 0e0b0020
Severity: Normal -- informational in nature. A command was sent to the SDC microcontroller while it was still busy processing a previous command.

Termination Code: 42000101
Severity: Critical -- failure or failure imminent. No memory for HP_init.

Termination Code: 42050103
Severity: Critical -- failure or failure imminent. Unexpected Cache Node lock state for WRITE LONG.

Termination Code: 42060105
Severity: Critical -- failure or failure imminent. Unexpected outstanding SCSI command on unit.

Termination Code: 42070123
Severity: Critical -- failure or failure imminent. DD CDB function 0X42 received.

Termination Code: 420801a3
Severity: Critical -- failure or failure imminent. DD CDB function 0X43 received.

Termination Code: 420901c3
Severity: Critical -- failure or failure imminent. DD CDB function 0X86 received.

Termination Code: 420c0184
Severity: Critical -- failure or failure imminent. Unknown build context received in remote SCSI MFC build routine.

Termination Code: 420d0182
Severity: Critical -- failure or failure imminent. Unknown context received in remote SCSI MFC receive routine.

Termination Code: 420e0181
Severity: Critical -- failure or failure imminent. ICOPS could not allocate necessary memory.

Termination Code: 420f0182
Severity: Critical -- failure or failure imminent. Unknown build context in the ICOPS build routine.

Termination Code: 42100182
Severity: Critical -- failure or failure imminent. Unknown receive context in the ICOPS receive routine.

Termination Code: 42120104
Severity: Critical -- failure or failure imminent. Illegal structure on in process queue.

Termination Code: 42130101
Severity: Critical -- failure or failure imminent. No host port command HTBs.

Termination Code: 42140102
Severity: Critical -- failure or failure imminent. Invalid Context in hp_call_get_scsi_data.

Termination Code: 42150102
Severity: Critical -- failure or failure imminent. HP_change_host_mode ACB-- not found.

Termination Code: 42160102
Severity: Critical -- failure or failure imminent. HP_present_lun-- ACB not found.

Termination Code: 42190104
Severity: Critical -- failure or failure imminent. CCB either already in use or improperly marked not used.

Termination Code: 421b0102
Severity: Critical -- failure or failure imminent. A work request has an invalid type.

Termination Code: 421c0101
Severity: Critical -- failure or failure imminent. Work request resources have run out.

Termination Code: 421e0102
Severity: Critical -- failure or failure imminent. Allocated command HTB is already in use.

Termination Code: 42230102
Severity: Critical -- failure or failure imminent. HP_unpresent_lun ACB not found.

Termination Code: 42250104
Severity: Critical -- failure or failure imminent. Could not delete the ACB.

Termination Code: 42260104
Severity: Critical -- failure or failure imminent. Did not have a Unit Attention table and units are presented.

Termination Code: 42270108
Severity: Critical -- failure or failure imminent. Port event handler had an unknown port event.

Termination Code: 42280102
Severity: Critical -- failure or failure imminent. Unknown completion message from the Tachyon.

Termination Code: 42290103
Severity: Critical -- failure or failure imminent. Received an illegal SEST id.

Termination Code: 422a0103
Severity: Critical -- failure or failure imminent. Received a bad AL_PA from the Tachyon on a point to point topology.

Termination Code: 422b0103
Severity: Critical -- failure or failure imminent. Received an unknown error idle status from the Tachyon.

Termination Code: 422c0003
Severity: Normal -- informational in nature. Received an unknown error idle status from the Tachyon.

Termination Code: 422d010a
Severity: Critical -- failure or failure imminent. Received an unknown I/O error value.

Termination Code: 422e0104
Severity: Critical -- failure or failure imminent. Had a LUN with write only access.

Termination Code: 422f0103
Severity: Critical -- failure or failure imminent. Received an unknown FCP inbound completion status.

Termination Code: 42300103
Severity: Critical -- failure or failure imminent. Received an illegal script response.

Termination Code: 42310102
Severity: Critical -- failure or failure imminent. Received an illegal error status in the error routine.

Termination Code: 42320104
Severity: Critical -- failure or failure imminent. Requested to present a LUN that is already in existence or is illegal

Termination Code: 4233010a
Severity: Critical -- failure or failure imminent. An internal request was made to return a status of Not Ready for work created in the controller.

Termination Code: 42340104
Severity: Critical -- failure or failure imminent. The state for a command with the Immed bit set in the CDB is incorrect.

Termination Code: 42350104
Severity: Critical -- failure or failure imminent. A unit unquiesce was called without the corresponding quiesce.

Termination Code: 42360102
Severity: Critical -- failure or failure imminent. A call to notify of new ELP encountered an invalid CSEL state.

Termination Code: 42370183
Severity: Critical -- failure or failure imminent. Gap in Sequence Numbers for Event Logs.

Termination Code: 4238011f
Severity: Critical -- failure or failure imminent. The host port has detected a CSM reset after 60 minutes.

Termination Code: 42390184
Severity: Critical -- failure or failure imminent. Invalid proxy io operation state

Termination Code: 423a0102
Severity: Critical -- failure or failure imminent. Logical port number out of range to access S_pcb[]

Termination Code: 423b0102
Severity: Critical -- failure or failure imminent. The tachyon chip is not responding.  The controller will be restarted so that diagnostics can be executed.

Termination Code: 423c0306
Severity: Undetermined -- more information needed to determine severity. An attempt was made to create a client using the remote port world wide name of a Data Replication Path.The controller will be restarted so this condition can be cleared.

Termination Code: 83002061
Severity: Critical -- failure or failure imminent. DOG cannot branch to this routine.

Termination Code: 83012079
Severity: Critical -- failure or failure imminent. DOG unexpected vector to error.

Termination Code: 8302206b
Severity: Critical -- failure or failure imminent. DOG non-fault tolerant hard error.

Termination Code: 84032069
Severity: Critical -- failure or failure imminent. Excessive correctable errors have been seen in cache memory.

Termination Code: 84042065
Severity: Critical -- failure or failure imminent. Excessive correctable errors have been seen in policy memory.

EVENT INFORMATION PACKETS:

Event Information Packet Type:  1
EIP01 - Fault Manager Termination Processing Recursive Entry Event
A machine check occurred while a termination event was being processed.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
union hdu Termination Event Information Header
<byte 72>
{lteihd (Active if Termination Event Information Header revision is greater than 3)}
<byte 72>
{flags (Last Termination Event flags)}
<byte 72>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Termination event sequence number reset occurred
tbits:1 cccc_forced Coupled crash forced
tbits:1 rsvd Pad to fill byte
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 73>
utiny revision Structure revision number
<byte 74>
ushort size Structure size
{}
or hdu Termination Event Information Header
<byte 72>
{lteihd0 (Active if Termination Event Information Header revision is less than or equal to 3)}
<byte 72>
{flags (Last Termination Event flags)}
<byte 72>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Termination event sequence number reset occurred
tbits:1 cccc_forced Coupled crash forced
tbits:1 stack_bad Stack contains pointer outside stack area
tbits:1 stack_guard_bad System or process stack guard value(s) overwritten
tbits:1 short_term_path Short termination path taken
tbits:1 feb_saved Final Event Block saved
{}
<byte 73>
utiny revision Structure revision number
<byte 74>
ushort size Structure size
{}
endunion hdu Termination Event Information Header
<byte 76>
union ru Termination Event Reporting Information
<byte 76>
{lter (Active if Termination Event Information Header revision greater than 3)}
<byte 76>
ulong seq Sequence number assigned to the termination event
<byte 80>
char[4] sw_version HSV200 controller software version number string
<byte 84>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 96>
char[8] ctrlr_model_id HSV200 controller model string
<byte 104>
scmi_obj_hnd terminating_ctrlr Storage System Management Interface Handle of HSV200 controller that terminated operation
<byte 124>
scmitim termination_time Time termination event occurred
<byte 132>
{termination_event (Termination event information)}
<byte 132>
ulong termination_location Location of termination event report call
<byte 136>
union u Termination Code Union
<byte 136>
{code (Termination Code)}
<byte 136>
tbits:5 parc Parameter Count
tbits:2 drcc Dump/Restart Control Code
tbits:1 cccc Coupled Crash Control Code
<byte 137>
cacode cac Corrective Action Code
<byte 138>
utiny evnum Event Number
<byte 139>
utiny scid HSV200 Controller Software Component Identification
{}
or u Termination Code Union
<byte 136>
ulong value Termination Code Value
endunion u Termination Code Union
{}
<byte 140>
utiny[2] reserved Reserved
<byte 142>
{flags (Other Last Termination Event flags)}
<byte 142>
tbits:1 lg_send_sts Last Gasp send status
tbits:1 stack_bad Stack contains pointer outside stack area
tbits:1 stack_guard_bad System or process stack guard value(s) overwritten
tbits:1 short_term_path Short termination path taken
tbits:1 feb_saved Final Event Block saved
tbits:3 rsvd Pad to fill byte
{}
<byte 143>
utiny reuea_index Termination Processing Recursive Entry Event or Unexpected Event array index
<byte 144>
ulonglong uptime Number of seconds HSV200 controller has run functional code
{}
or ru Termination Event Reporting Information
<byte 76>
{lter0 (Active if Termination Event Information Header revision is less than or equal to 3)}
<byte 76>
ulong seq Sequence number assigned to the termination event
<byte 80>
char[4] sw_version HSV200 controller software version number string
<byte 84>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 96>
char[8] ctrlr_model_id HSV200 controller model string
<byte 104>
scmi_obj_hnd terminating_ctrlr Storage System Management Interface Handle of HSV200 controller that terminated operation
<byte 124>
scmitim termination_time Time termination event occurred
<byte 132>
{termination_event (Termination event information)}
<byte 132>
ulong termination_location Location of termination event report call
<byte 136>
union u Termination Code Union
<byte 136>
{code (Termination Code)}
<byte 136>
tbits:5 parc Parameter Count
tbits:2 drcc Dump/Restart Control Code
tbits:1 cccc Coupled Crash Control Code
<byte 137>
cacode cac Corrective Action Code
<byte 138>
utiny evnum Event Number
<byte 139>
utiny scid HSV200 Controller Software Component Identification
{}
or u Termination Code Union
<byte 136>
ulong value Termination Code Value
endunion u Termination Code Union
{}
<byte 140>
utiny[2] reserved Reserved
<byte 142>
utiny lg_send_sts Last Gasp send status
<byte 143>
utiny reuea_index Termination Processing Recursive Entry Event or Unexpected Event array index
<byte 144>
ulonglong uptime Number of seconds HSV200 controller has run functional code
{}
endunion ru Termination Event Reporting Information
<byte 152>
{rei (Recursive Entry Event Information)}
<byte 152>
ulong tt Trap type
<byte 156>
ulong tc Termination code
<byte 160>
ulong srr0 SRR0 register
<byte 164>
ulong lr LR register
<byte 168>
ulong exception Exception code
{}
{}

Event Information Packet Type:  2
EIP02 - Fault Manager Termination Processing Unexpected Event
An unexpected event occurred while a termination event was being processed.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
union hdu Termination Event Information Header
<byte 72>
{lteihd (Active if Termination Event Information Header revision is greater than 3)}
<byte 72>
{flags (Last Termination Event flags)}
<byte 72>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Termination event sequence number reset occurred
tbits:1 cccc_forced Coupled crash forced
tbits:1 rsvd Pad to fill byte
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 73>
utiny revision Structure revision number
<byte 74>
ushort size Structure size
{}
or hdu Termination Event Information Header
<byte 72>
{lteihd0 (Active if Termination Event Information Header revision is less than or equal to 3)}
<byte 72>
{flags (Last Termination Event flags)}
<byte 72>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Termination event sequence number reset occurred
tbits:1 cccc_forced Coupled crash forced
tbits:1 stack_bad Stack contains pointer outside stack area
tbits:1 stack_guard_bad System or process stack guard value(s) overwritten
tbits:1 short_term_path Short termination path taken
tbits:1 feb_saved Final Event Block saved
{}
<byte 73>
utiny revision Structure revision number
<byte 74>
ushort size Structure size
{}
endunion hdu Termination Event Information Header
<byte 76>
union ru Termination Event Reporting Information
<byte 76>
{lter (Active if Termination Event Information Header revision greater than 3)}
<byte 76>
ulong seq Sequence number assigned to the termination event
<byte 80>
char[4] sw_version HSV200 controller software version number string
<byte 84>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 96>
char[8] ctrlr_model_id HSV200 controller model string
<byte 104>
scmi_obj_hnd terminating_ctrlr Storage System Management Interface Handle of HSV200 controller that terminated operation
<byte 124>
scmitim termination_time Time termination event occurred
<byte 132>
{termination_event (Termination event information)}
<byte 132>
ulong termination_location Location of termination event report call
<byte 136>
union u Termination Code Union
<byte 136>
{code (Termination Code)}
<byte 136>
tbits:5 parc Parameter Count
tbits:2 drcc Dump/Restart Control Code
tbits:1 cccc Coupled Crash Control Code
<byte 137>
cacode cac Corrective Action Code
<byte 138>
utiny evnum Event Number
<byte 139>
utiny scid HSV200 Controller Software Component Identification
{}
or u Termination Code Union
<byte 136>
ulong value Termination Code Value
endunion u Termination Code Union
{}
<byte 140>
utiny[2] reserved Reserved
<byte 142>
{flags (Other Last Termination Event flags)}
<byte 142>
tbits:1 lg_send_sts Last Gasp send status
tbits:1 stack_bad Stack contains pointer outside stack area
tbits:1 stack_guard_bad System or process stack guard value(s) overwritten
tbits:1 short_term_path Short termination path taken
tbits:1 feb_saved Final Event Block saved
tbits:3 rsvd Pad to fill byte
{}
<byte 143>
utiny reuea_index Termination Processing Recursive Entry Event or Unexpected Event array index
<byte 144>
ulonglong uptime Number of seconds HSV200 controller has run functional code
{}
or ru Termination Event Reporting Information
<byte 76>
{lter0 (Active if Termination Event Information Header revision is less than or equal to 3)}
<byte 76>
ulong seq Sequence number assigned to the termination event
<byte 80>
char[4] sw_version HSV200 controller software version number string
<byte 84>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 96>
char[8] ctrlr_model_id HSV200 controller model string
<byte 104>
scmi_obj_hnd terminating_ctrlr Storage System Management Interface Handle of HSV200 controller that terminated operation
<byte 124>
scmitim termination_time Time termination event occurred
<byte 132>
{termination_event (Termination event information)}
<byte 132>
ulong termination_location Location of termination event report call
<byte 136>
union u Termination Code Union
<byte 136>
{code (Termination Code)}
<byte 136>
tbits:5 parc Parameter Count
tbits:2 drcc Dump/Restart Control Code
tbits:1 cccc Coupled Crash Control Code
<byte 137>
cacode cac Corrective Action Code
<byte 138>
utiny evnum Event Number
<byte 139>
utiny scid HSV200 Controller Software Component Identification
{}
or u Termination Code Union
<byte 136>
ulong value Termination Code Value
endunion u Termination Code Union
{}
<byte 140>
utiny[2] reserved Reserved
<byte 142>
utiny lg_send_sts Last Gasp send status
<byte 143>
utiny reuea_index Termination Processing Recursive Entry Event or Unexpected Event array index
<byte 144>
ulonglong uptime Number of seconds HSV200 controller has run functional code
{}
endunion ru Termination Event Reporting Information
<byte 152>
{uei (Unexpected Event Information)}
<byte 152>
ulong type Unexpected event type
<byte 156>
ulong pto Post-Termination Operation Indicator
<byte 160>
ulong[5] param Unexpected event parameters
{}
{}

Event Information Packet Type:  3
EIP03 - Fault Manager Management Event
An event that affects Fault Manager operation occurred.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
union ainfo Ancillary Information Union
<byte 72>
ulong events_not_reported Number of events not reported
<byte 76>
do_not_display[4] union_pad Union Element Padding (DO NOT DISPLAY!)
or ainfo Ancillary Information Union
<byte 72>
ulong quiesce_type Quiesce type
<byte 76>
do_not_display[4] union_pad Union Element Padding (DO NOT DISPLAY!)
or ainfo Ancillary Information Union
<byte 72>
{remote_event (Remote event header information)}
<byte 72>
union u Event Code Union
<byte 72>
{ec (Event Code)}
<byte 72>
utiny eiptype Event Information Packet Type Code
<byte 73>
cacode cac Corrective Action Code
<byte 74>
utiny evnum Event Number
<byte 75>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 72>
ulong value Event Code Value
endunion u Event Code Union
<byte 76>
utiny revision Packet revision number
<byte 77>
utiny type Packet type
<byte 78>
ushort count Number of bytes in packet
{}
endunion ainfo Ancillary Information Union
<byte 80>
union cinfo Control Block Information Union
<byte 80>
{scelcbi (Storage System Event Log Control Block Information)}
<byte 80>
ushort current_offset Current offset within event buffer
<byte 82>
{flags (Flags)}
<byte 82>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Sequence number reset occurred
tbits:1 wrapped All event data blocks in use
tbits:4 rsvd Pad to fill byte
{}
<byte 83>
utiny status Maintenance status
<byte 84>
ulong current_edbn Current event data block number
<byte 88>
ulong start_edbn Storage System State Logical Disk-Storage System Event Log starting event data block number
<byte 92>
ulong end_edbn Storage System State Logical Disk-Storage System Event Log ending event data block number
<byte 96>
ulong seq_reset_edbn Event data block number where sequence number reset occurred
<byte 100>
ulong event_count Number of events contained in Storage System State Logical Disk-Storage System Event Log
<byte 104>
ulong event_count_wraps Event count overflow
<byte 108>
ulong sequence_number Last event sequence number used
{}
<byte 112>
do_not_display[12] union_pad Union Element Padding (DO NOT DISPLAY!)
or cinfo Control Block Information Union
<byte 80>
{sctelcbi (Storage System Termination Event Log Control Block Information)}
<byte 80>
ushort reserved Reserved for future use
<byte 82>
{flags (Flags)}
<byte 82>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 bctrlr_wrapped All termination event data blocks in use for "B" HSV200 controller
tbits:1 bctrlr_valid "B" HSV200 controller's Storage System State Logical Disk-Storage System Termination Event Log information is valid
tbits:1 actrlr_wrapped All termination event data blocks in use for "A" HSV200 controller
tbits:1 actrlr_valid "A" HSV200 controller's Storage System State Logical Disk-Storage System Termination Event Log information is valid
tbits:2 rsvd Pad to fill byte
{}
<byte 83>
utiny status Maintenance status
<byte 84>
uuid actrlr_id "A" HSV200 controller's UUID
<byte 100>
ulong actrlr_mru_edbn "A" HSV200 controller's Storage System State Logical Disk-Storage System Termination Event Log most recently used event data block number
<byte 104>
uuid bctrlr_id "B" HSV200 controller's UUID
<byte 120>
ulong bctrlr_mru_edbn "B" HSV200 controller's Storage System State Logical Disk-Storage System Termination Event Log most recently used event data block number
{}
or cinfo Control Block Information Union
<byte 80>
{stats30 (Last 30 seconds activity summary)}
<byte 80>
{host (Host Activity,)}
<byte 80>
ulong rps Requests Per Second,
<byte 84>
ulong kbs KB/Second.
{}
<byte 88>
{mirror (Mirror Activity,)}
<byte 88>
ulong rps Requests Per Second,
<byte 92>
ulong kbs KB/Second.
{}
<byte 96>
{backend (Backend Activity,)}
<byte 96>
ulong rps Requests Per Second,
<byte 100>
ulong kbs KB/Second.
{}
<byte 104>
{total (Total Activity,)}
<byte 104>
ulong rps Requests Per Second,
<byte 108>
ulong kbs KB/Second.
{}
<byte 112>
{background (Background Activity.)}
<byte 112>
ulong rps Requests Per Second,
<byte 116>
ulong kbs KB/Second.
{}
{}
<byte 120>
do_not_display[4] union_pad Union Element Padding (DO NOT DISPLAY!)
or cinfo Control Block Information Union
<byte 80>
{mealcbi (Manufacturing Event Analysis Log Control Block information)}
<byte 80>
ushort current_offset Current offset within event buffer
<byte 82>
{flags (Flags)}
<byte 82>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Sequence number reset occurred
tbits:1 wrapped All event data blocks in use
tbits:4 rsvd Pad to fill byte
{}
<byte 83>
utiny status Maintenance status
<byte 84>
ulong current_edbn Current event data block number
<byte 88>
ulong start_edbn Manufacturing Event Analysis Log starting event data block number
<byte 92>
ulong end_edbn Manufacturing Event Analysis Log ending event data block number
<byte 96>
ulong seq_reset_edbn Event data block number where sequence number reset occurred
<byte 100>
ulong event_count Number of events contained in Manufacturing Event Analysis Log
<byte 104>
ulong event_count_wraps Event count overflow
<byte 108>
ulong sequence_number Last event sequence number used
{}
<byte 112>
do_not_display[12] union_pad Union Element Padding (DO NOT DISPLAY!)
endunion cinfo Control Block Information Union
<byte 124>
union minfo Maintenance Information Union
<byte 124>
{scelmi (Storage System Event Log Maintenance Information)}
<byte 124>
ulong index Loop index
<byte 128>
*ptr *utp Zero test buffer pointer
<byte 132>
ulong current_eventp Pointer to the current event
<byte 136>
ulong current_edbn Current event data block number
<byte 140>
ulong current_seqn Current sequence number
<byte 144>
ushort previous_offset Previous event buffer offset
<byte 146>
ushort current_offset Current event buffer offset
<byte 148>
ulong previous_edbn Previous event data block number
<byte 152>
ulong previous_seqn Previous sequence number
<byte 156>
ulong end_found End of Storage System State Logical Disk-Storage System Event Log found flag
<byte 160>
ulong accept_new_to_old New to old transition acceptable flag
<byte 164>
ulong unequal_found Sequence number not as expected flag
<byte 168>
ulong iostatus I/O status
{}
or minfo Maintenance Information Union
<byte 124>
{sctelmi (Storage System Termination Event Log Maintenance Information)}
<byte 124>
ulong index Loop index
<byte 128>
ulong current_edbn Current event data block number
<byte 132>
ulong end_edbn End event data block number
<byte 136>
ulong actrlr If "A" HSV200 controller, TRUE
<byte 140>
ulong iostatus I/O status
<byte 144>
ulong hold_offset Hold buffer current offset
{}
<byte 148>
do_not_display[24] union_pad Union Element Padding (DO NOT DISPLAY!)
or minfo Maintenance Information Union
<byte 124>
{lerinfo (Last Event Reported Information)}
<byte 124>
ulong reporting_interval Last event reporting interval
<byte 128>
ulong sequence_number Sequence number assigned to the event
<byte 132>
scmitim report_time Time event was reported
<byte 140>
{header (Event Header)}
<byte 140>
union u Event Code Union
<byte 140>
{ec (Event Code)}
<byte 140>
utiny eiptype Event Information Packet Type Code
<byte 141>
cacode cac Corrective Action Code
<byte 142>
utiny evnum Event Number
<byte 143>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 140>
ulong value Event Code Value
endunion u Event Code Union
<byte 144>
utiny revision Packet revision number
<byte 145>
utiny type Packet type
<byte 146>
ushort count Number of bytes in packet
{}
{}
<byte 148>
do_not_display[24] union_pad Union Element Padding (DO NOT DISPLAY!)
or minfo Maintenance Information Union
<byte 124>
{mealmi (Manufacturing Event Analysis Log Maintenance Information)}
<byte 124>
ulong index Loop index
<byte 128>
*ptr *utp Zero test buffer pointer
<byte 132>
ulong current_eventp Pointer to the current event
<byte 136>
ulong current_edbn Current event data block number
<byte 140>
ulong current_seqn Current sequence number
<byte 144>
ushort previous_offset Previous event buffer offset
<byte 146>
ushort current_offset Current event buffer offset
<byte 148>
ulong previous_edbn Previous event data block number
<byte 152>
ulong previous_seqn Previous sequence number
<byte 156>
ulong end_found End of Manufacturing Event Analysis Log found flag
<byte 160>
ulong accept_new_to_old New to old transition acceptable flag
<byte 164>
ulong unequal_found Sequence number not as expected flag
<byte 168>
ulong first_seqn First sequence number
{}
endunion minfo Maintenance Information Union
{}

Event Information Packet Type:  4
EIP04 - Fibre Channel Services Physical Disk Drive Error
An error was encountered while accessing a physical disk drive.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
tag device UUID of physical disk drive associated with the event
<byte 88>
char[8] cerp_id HSV200 controller enclosure rear panel Fibre Channel port attached to the physical disk drive or mirror port
<byte 96>
ulong al_pa AL_PA of the physical disk drive or mirror port
<byte 100>
ushort dencl_num Enclosure where the physical disk drive is located
<byte 102>
ushort port HSV200 controller internal Fibre Channel port number attached to the physical disk drive or mirror port
<byte 104>
ushort rack_num Rack where physical disk drive is located
<byte 106>
ushort bay Enclosure bay where the physical disk drive is located
<byte 108>
char[16] pid Physical disk drive product identification string
<byte 124>
char[4] rev Current firmware level of physical disk drive
<byte 128>
{enclosures[1] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 128>
utiny rack_num Rack were enclosure is located
<byte 129>
utiny dencl_num Enclosure number
{}
<byte 130>
{enclosures[0] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 130>
utiny rack_num Rack were enclosure is located
<byte 131>
utiny dencl_num Enclosure number
{}
<byte 132>
{enclosures[3] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 132>
utiny rack_num Rack were enclosure is located
<byte 133>
utiny dencl_num Enclosure number
{}
<byte 134>
{enclosures[2] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 134>
utiny rack_num Rack were enclosure is located
<byte 135>
utiny dencl_num Enclosure number
{}
<byte 136>
{enclosures[5] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 136>
utiny rack_num Rack were enclosure is located
<byte 137>
utiny dencl_num Enclosure number
{}
<byte 138>
{enclosures[4] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 138>
utiny rack_num Rack were enclosure is located
<byte 139>
utiny dencl_num Enclosure number
{}
<byte 140>
{enclosures[7] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 140>
utiny rack_num Rack were enclosure is located
<byte 141>
utiny dencl_num Enclosure number
{}
<byte 142>
{enclosures[6] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 142>
utiny rack_num Rack were enclosure is located
<byte 143>
utiny dencl_num Enclosure number
{}
<byte 144>
{enclosures[9] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 144>
utiny rack_num Rack were enclosure is located
<byte 145>
utiny dencl_num Enclosure number
{}
<byte 146>
{enclosures[8] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 146>
utiny rack_num Rack were enclosure is located
<byte 147>
utiny dencl_num Enclosure number
{}
<byte 148>
ulong bypass_reason Reason the physical disk drive at this location has been bypassed
<byte 152>
char[4] new_rev Latest known firmware level of physical disk drive
<byte 156>
ushort bypassb Mask showing bypass state for each slot in a shelf
<byte 158>
ushort bypassa Mask showing bypass state for each slot in a shelf
{}

Event Information Packet Type:  5
EIP05 - Storage System Management Interface Entity State Change
The state of a Storage System Management Interface entity has changed.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
{event_type (Entity and Event type)}
<byte 72>
ushort scmi_object_type Entity type
<byte 74>
ushort scmi_object_event_type Event Information Packet type
{}
<byte 76>
{value (New entity state)}
<byte 76>
ulong ul1 Additional information longword 1
<byte 80>
ulong ul2 Additional information longword 2
{}
<byte 84>
scmi_obj_hnd handle Storage System Management Interface Handle of affected entity
<byte 104>
ulong secondary_id Alternate entity identification
<byte 108>
{attribute (Entity attributes)}
<byte 108>
ulong type Datatype used
<byte 112>
union value SCMI Attribute Union
<byte 112>
ushort[12] u16 As 16 bit words,
or value SCMI Attribute Union
<byte 112>
ulong[6] u32 As 32 bit words,
or value SCMI Attribute Union
<byte 112>
double_word[3] u64 As 64 bit words,
or value SCMI Attribute Union
<byte 112>
{obj (As typed Storage System Management Interface object handle,)}
<byte 112>
ulong value 
<byte 116>
scmi_obj_hnd handle 
{}
or value SCMI Attribute Union
<byte 112>
char[24] str As character string
endunion value SCMI Attribute Union
{}
<byte 136>
scmi_obj_hnd add_handle Additional entity identification (Storage System Management Interface Handle)
<byte 156>
ulong[6] add_data Additional Data
{}

Event Information Packet Type:  7
EIP07 - Fibre Channel Services Fibre Channel Port Link Error
Excessive link errors were detected on a Fibre Channel port.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
char[8] cerp_id HSV200 controller enclosure rear panel Fibre Channel port
<byte 80>
ushort reserved Reserved
<byte 82>
ushort port HSV200 controller internal Fibre Channel port number
<byte 84>
ulong loss_of_signal Number of times a loss of signal was detected
<byte 88>
ulong bad_rx_char Bad received character count
<byte 92>
ulong loss_of_sync Loss of synchronization count
<byte 96>
ulong link_fail Link failure count
<byte 100>
ulong rx_eofa The number of frames that have been received with an EOFa delimiter
<byte 104>
ulong dis_frm The number of frames that have been received and then discarded
<byte 108>
ulong bad_crc The number of frames that have been received with a Bad_CRC and a valid EOF
<byte 112>
ulong proto_err The number of N_Port protocol errors detected
<byte 116>
ulong exp_frm The number of outbound frames that have expired and therefore were discarded.
{}

Event Information Packet Type:  8
EIP08 - Fibre Channel Services Fibre Channel Port Link Failure
A Fibre Channel port link has failed or a Drive Enclosure Environmental Monitoring Unit task has failed.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
char[8] cerp_id HSV200 controller enclosure rear panel Fibre Channel port
<byte 80>
char[8] other_cerp_id HSV200 controller enclosure rear panel Fibre Channel port attached to the physical disk drive or mirror port
<byte 88>
{peb[0] (Fibre Channel port Event Blocks)}
<byte 88>
ulong type Error type code
<byte 92>
ulong context Error context
{}
<byte 96>
{peb[1] (Fibre Channel port Event Blocks)}
<byte 96>
ulong type Error type code
<byte 100>
ulong context Error context
{}
<byte 104>
{peb[2] (Fibre Channel port Event Blocks)}
<byte 104>
ulong type Error type code
<byte 108>
ulong context Error context
{}
<byte 112>
{peb[3] (Fibre Channel port Event Blocks)}
<byte 112>
ulong type Error type code
<byte 116>
ulong context Error context
{}
<byte 120>
{peb[4] (Fibre Channel port Event Blocks)}
<byte 120>
ulong type Error type code
<byte 124>
ulong context Error context
{}
<byte 128>
{peb[5] (Fibre Channel port Event Blocks)}
<byte 128>
ulong type Error type code
<byte 132>
ulong context Error context
{}
<byte 136>
{peb[6] (Fibre Channel port Event Blocks)}
<byte 136>
ulong type Error type code
<byte 140>
ulong context Error context
{}
<byte 144>
{peb[7] (Fibre Channel port Event Blocks)}
<byte 144>
ulong type Error type code
<byte 148>
ulong context Error context
{}
<byte 152>
ushort peq_prod_index Producer index
<byte 154>
ushort peq_frz_prod_index Error idle or freeze producer index
<byte 156>
ushort failure_cause Code indicating path to link failure
<byte 158>
ushort peq_cons_index Consumer index
<byte 160>
utiny reserved1 Reserved
<byte 161>
utiny time Used to represent a retry time or other time based element in the event.
<byte 162>
utiny other_port HSV200 controller internal Fibre Channel port number
<byte 163>
utiny port HSV200 controller internal Fibre Channel port number
<byte 164>
{recovery (Loop Recovery Operations)}
<byte 164>
ulong progress EWE Step for recovery process
<byte 168>
ulong shelf Physical Shelf being evaluated.
<byte 172>
ulong slot Physical Slot being evaluated.
<byte 176>
ulong cab Cabinet rack being evaluated.
{}
{}

Event Information Packet Type:  9
EIP09 - Fibre Channel Services Physical Disk Drive/Mirror Port Error
An error was encountered while attempting to access a physical disk drive or the mirror port.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
tag device UUID of physical disk drive associated with the event
<byte 88>
char[8] cerp_id HSV200 controller enclosure rear panel Fibre Channel port attached to the physical disk drive or mirror port
<byte 96>
ushort exch_type Frame exchange type
<byte 98>
ushort port HSV200 controller internal Fibre Channel port number attached to the physical disk drive or mirror port
<byte 100>
ulong al_pa AL_PA of the physical disk drive or mirror port
<byte 104>
ushort dencl_num Enclosure where the physical disk drive is located
<byte 106>
ushort reserved Reserved
<byte 108>
ushort rack_num Rack where physical disk drive is located
<byte 110>
ushort bay Enclosure bay where the physical disk drive is located
<byte 112>
ulong fed_class Fibre Channel Exchange Descriptor class
<byte 116>
union cmd Command Descriptor Block issued
<byte 116>
utiny[16] bytes CDB as bytes
or cmd Command Descriptor Block issued
<byte 116>
ulong[4] lw CDB as longwords
or cmd Command Descriptor Block issued
<byte 116>
{cdb6 (6 Byte CDB by field)}
<byte 116>
utiny opcode Offset 0 -- Operation Code
<byte 117>
tbits:5 lba0 Offset 1, Bits 0-4 -- Logical Block Address[0]
tbits:3 lun Offset 1, Bits 5-7 -- Logical Unit Number (obsolete method -- unused)
<byte 118>
utiny lba1 Offset 2 -- Logical Block Address[1]
<byte 119>
utiny lba2 Offset 3 -- Logical Block Address[2]
<byte 120>
utiny length Offset 4 -- Length
<byte 121>
utiny control Offset 5 -- Control
<byte 122>
ushort padding Offsets 6-7 -- Pad to longword align
{}
<byte 124>
do_not_display[8] union_pad Union Element Padding (DO NOT DISPLAY!)
or cmd Command Descriptor Block issued
<byte 116>
{cdb10 (10 Byte CDB by field)}
<byte 116>
utiny opcode Offset 0 -- Operation Code
<byte 117>
tbits:5 reserved Offset 1, Bits 0-4 -- Reserved
tbits:3 lun Offset 1, Bits 5-7 -- Logical Unit Number (obsolete method -- unused)
<byte 118>
utiny lba0 Offset 2 -- Logical Block Address[0]
<byte 119>
utiny lba1 Offset 3 -- Logical Block Address[1]
<byte 120>
utiny lba2 Offset 4 -- Logical Block Address[2]
<byte 121>
utiny lba3 Offset 5 -- Logical Block Address[3]
<byte 122>
utiny reserved6 Offset 6 -- Reserved
<byte 123>
utiny length0 Offset 7 -- Length[0]
<byte 124>
utiny length1 Offset 8 -- Length[1]
<byte 125>
utiny control Offset 9 -- Control
<byte 126>
ushort padding Offsets 10-11 -- Pad to longword align
{}
<byte 128>
do_not_display[4] union_pad Union Element Padding (DO NOT DISPLAY!)
or cmd Command Descriptor Block issued
<byte 116>
{cdb12 (12 Byte CDB by field)}
<byte 116>
utiny opcode Offset 0 -- Operation Code
<byte 117>
tbits:5 reserved Offset 1, Bits 0-4 -- Reserved
tbits:3 lun Offset 1, Bits 5-7 -- Logical Unit Number (obsolete method -- unused)
<byte 118>
utiny lba0 Offset 2 -- Logical Block Address[0]
<byte 119>
utiny lba1 Offset 3 -- Logical Block Address[1]
<byte 120>
utiny lba2 Offset 4 -- Logical Block Address[2]
<byte 121>
utiny lba3 Offset 5 -- Logical Block Address[3]
<byte 122>
utiny length0 Offset 6 -- Length[0]
<byte 123>
utiny length1 Offset 7 -- Length[1]
<byte 124>
utiny length2 Offset 8 -- Length[2]
<byte 125>
utiny length3 Offset 9 -- Length[3]
<byte 126>
utiny reserved10 Offset 10 -- Reserved
<byte 127>
utiny control Offset 11 -- Control
{}
<byte 128>
do_not_display[4] union_pad Union Element Padding (DO NOT DISPLAY!)
or cmd Command Descriptor Block issued
<byte 116>
{cdb16 (16 Byte CDB by field)}
<byte 116>
utiny opcode Offset 0 -- Operation Code
<byte 117>
utiny parameter Offset 1 -- Command specific parameters
<byte 118>
utiny lba0 Offset 2 -- Logical Block Address[0]
<byte 119>
utiny lba1 Offset 3 -- Logical Block Address[1]
<byte 120>
utiny lba2 Offset 4 -- Logical Block Address[2]
<byte 121>
utiny lba3 Offset 5 -- Logical Block Address[3]
<byte 122>
utiny lba4 Offset 6 -- Logical Block Address[4] or Operation Length[0]
<byte 123>
utiny lba5 Offset 7 -- Logical Block Address[5] or Operation Length[1]
<byte 124>
utiny lba6 Offset 8 -- Logical Block Address[6] or Operation Length[2]
<byte 125>
utiny lba7 Offset 9 -- Logical Block Address[7] or Operation Length[3]
<byte 126>
utiny length0 Offset 10 -- Length[0]
<byte 127>
utiny length1 Offset 11 -- Length[1]
<byte 128>
utiny length2 Offset 12 -- Length[2]
<byte 129>
utiny length3 Offset 13 -- Length[3]
<byte 130>
utiny reserved Offsets 14 -- Reserved
<byte 131>
utiny control Offset 15 -- Control
{}
endunion cmd Command Descriptor Block issued
<byte 132>
union error Sense data reported by the physical disk drive
<byte 132>
utiny[20] bytes Sense data as bytes
or error Sense data reported by the physical disk drive
<byte 132>
ulong[5] lw Sense data as longwords
or error Sense data reported by the physical disk drive
<byte 132>
{sense_data (Sense data by field)}
<byte 132>
tbits:7 error_code Offset 0, Bits 0-6 -- Error Code
tbits:1 valid Offset 0, Bit 7 -- Valid
<byte 133>
utiny segment Offset 1 -- Segment
<byte 134>
tbits:4 sense_key Offset 2, Bits 0-3 -- Sense Key
tbits:1 reserved_1 Offset 2, Bit 4 -- Reserved
tbits:1 ili Offset 2, Bit 5 -- Incorrect Length Indicator
tbits:1 eom Offset 2, Bit 6 -- End of Medium
tbits:1 filemark Offset 2, Bit 7 -- Filemark
<byte 135>
utiny info_0 Offset 3 -- Information[0]
<byte 136>
utiny info_1 Offset 4 -- Information[1]
<byte 137>
utiny info_2 Offset 5 -- Information[2]
<byte 138>
utiny info_3 Offset 6 -- Information[3]
<byte 139>
utiny add_length Offset 7 -- Additional Sense Length
<byte 140>
utiny[4] cmd_specific Offsets 8-11 -- Command Specific Information
<byte 144>
union asc_ascq ASC/ASCQ Union
<byte 144>
{asc_ascqb (Offsets 12-13 -- Additional Sense Code (ASC)/Additional Sense Code Qualifier (ASCQ))}
<byte 144>
utiny asc Offset 12 -- ASC
<byte 145>
utiny asq Offset 13 -- ASCQ
{}
or asc_ascq ASC/ASCQ Union
<byte 144>
ushort asc_ascqw Offsets 12-13 -- Combined ASC/ASCQ
endunion asc_ascq ASC/ASCQ Union
<byte 146>
utiny fru_code Offset 14 -- Field Replaceable Unit Code
<byte 147>
tbits:7 sks_0 Offset 15, Bits 0-6 -- Sense Key Specific[0]
tbits:1 sksv Offset 15, Bit 7 -- Sense Key Specific Valid
<byte 148>
utiny[2] sks Offsets 16-17 -- Sense Key Specific[1-2]
<byte 150>
ushort padding Offsets 18-19 -- Pad to longword align
{}
endunion error Sense data reported by the physical disk drive
<byte 152>
{enclosures[1] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 152>
utiny rack_num Rack were enclosure is located
<byte 153>
utiny dencl_num Enclosure number
{}
<byte 154>
{enclosures[0] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 154>
utiny rack_num Rack were enclosure is located
<byte 155>
utiny dencl_num Enclosure number
{}
<byte 156>
{enclosures[3] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 156>
utiny rack_num Rack were enclosure is located
<byte 157>
utiny dencl_num Enclosure number
{}
<byte 158>
{enclosures[2] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 158>
utiny rack_num Rack were enclosure is located
<byte 159>
utiny dencl_num Enclosure number
{}
<byte 160>
{enclosures[5] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 160>
utiny rack_num Rack were enclosure is located
<byte 161>
utiny dencl_num Enclosure number
{}
<byte 162>
{enclosures[4] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 162>
utiny rack_num Rack were enclosure is located
<byte 163>
utiny dencl_num Enclosure number
{}
<byte 164>
{enclosures[7] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 164>
utiny rack_num Rack were enclosure is located
<byte 165>
utiny dencl_num Enclosure number
{}
<byte 166>
{enclosures[6] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 166>
utiny rack_num Rack were enclosure is located
<byte 167>
utiny dencl_num Enclosure number
{}
<byte 168>
{enclosures[9] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 168>
utiny rack_num Rack were enclosure is located
<byte 169>
utiny dencl_num Enclosure number
{}
<byte 170>
{enclosures[8] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 170>
utiny rack_num Rack were enclosure is located
<byte 171>
utiny dencl_num Enclosure number
{}
<byte 172>
ushort bypassb Mask showing bypass state for each slot in a shelf
<byte 174>
ushort bypassa Mask showing bypass state for each slot in a shelf
{}

Event Information Packet Type:  a
EIP0A - Storage System State Services State Change
A Storage System state change occurred.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
{node_name (World Wide Name of HSV200 controller)}
<byte 72>
ulong hi (Bits 31:28) Network Address Authority Code, (Bits 27:4) Company ID, (Bits 3:0) Type
<byte 76>
ulong lo (Bits 31:4) Node Number, (Bits 3:0) Port
{}
<byte 80>
tag scell_tag UUID of Storage System
<byte 96>
ulong dimm_size Size of this HSV200 controller's DIMM in megabytes
<byte 100>
ulong debug_flags DebugFlags of HSV200 controller
<byte 104>
ulong print_flags PrintFlags of HSV200 controller
{}

Event Information Packet Type:  b
EIP0B - Storage System State Services Physical Disk Drive State Change
A physical disk drive state change occurred.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
uuid device UUID of physical disk drive
<byte 88>
char[8] cerp_id HSV200 controller enclosure rear panel Fibre Channel port attached to the physical disk drive
<byte 96>
ushort reason_code Code identifying cause of the physical disk drive being marked inoperative or why event is being reported
<byte 98>
ushort port HSV200 controller internal Fibre Channel port number attached to the physical disk drive or mirror port
<byte 100>
ushort dencl_num Enclosure where the physical disk drive is located
<byte 102>
{rss_flags (Redundant Storage Set member state flags)}
<byte 102>
tbits:1 member_migrating Migrating
tbits:1 member_missing Missing or never existed
tbits:1 member_abnormal Abnormal
tbits:5 reserved Reserved for future use
{}
<byte 103>
{flags (Information validity flags)}
<byte 103>
tbits:1 inq_state SCSI INQUIRY data is valid
tbits:1 quorum_disk Is Storage System quorum disk
tbits:6 reserved Reserved for future use
{}
<byte 104>
ushort rack_num Rack where the physical disk drive is located
<byte 106>
ushort bay Enclosure bay where the physical disk drive is located
<byte 108>
{inq_data (Last SCSI INQUIRY data read during discovery (Note: The inquiry data is truncated after the Version Descriptor 1 field.))}
<byte 108>
tbits:5 per_dev_typ Peripheral Device-type
tbits:3 per_qual Peripheral Qualifier
<byte 109>
tbits:7 reserved_1 Reserved
tbits:1 rmb Removable Medium bit
<byte 110>
tbits:8 version Version
<byte 111>
tbits:4 response_data Response data format ( 1 = SCSI-1, 2 = SCSI-2, 3 = SCSI-3)
tbits:1 hisup Hierarchical Support bit
tbits:1 normaca Normal ACA bit
tbits:1 obsolete Obsolete
tbits:1 aerc Asynchronous Event Reporting Capability bit
<byte 112>
utiny add_length Additional Length
<byte 113>
tbits:7 reserved_3 Reserved
tbits:1 sccs SCC Supported bit
<byte 114>
tbits:1 addr16 Address 16 bit
tbits:2 obsolete_1 Reserved
tbits:1 mchngr Medium Changer bit
tbits:1 multip Multiport bit
tbits:1 vs_1 Vendor Specific
tbits:1 encserv Enclosure Services bit
tbits:1 bque Basic Queuing bit
<byte 115>
tbits:1 vs Vendor Specific
tbits:1 cmdque Command Queuing bit
tbits:1 reserved_2 Reserved
tbits:1 linked Linked Command bit
tbits:1 sync Synchronous Transfer bit
tbits:1 wbus16 Wide Bus 16 bit
tbits:1 wbus32 Wide Bus 32 bit
tbits:1 reladr Relative Addressing bit
<byte 116>
char[8] vendor_id Vendor Identification
<byte 124>
char[16] product_id Product Identification
<byte 140>
char[4] product_rev Product Revision Level
<byte 144>
ulong[5] vendor_36_55 Vendor-specific
<byte 164>
ushort reserved_56_57 Reserved
<byte 166>
ushort vd1 Version Descriptor 1
{}
<byte 168>
ulong quorum_sequence Quorum Space Write Sequence (i.e., quorum disk 1, 2, or 3)
<byte 172>
ulong capacity LUN capacity (blocks)
<byte 176>
ulong member_state Redundant Storage Set member state
<byte 180>
uuid second_device UUID of other physical disk drive
<byte 196>
ulong second_fnb_ptr Address of fnb for other physical disk drive
<byte 200>
ushort volnoid Volume of other physical disk drive
<byte 202>
ushort poid NOID of other physical disk drive
{}

Event Information Packet Type:  c
EIP0C - Data Replication Manager State Change
A Data Replication Manager state change occurred.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
tag group_name_uuid Group Name UUID
<byte 88>
tag peer_scell_uuid Peer Storage System UUID
<byte 104>
tag group_uuid Data Replication Group UUID
<byte 120>
tag source_scvd_uuid Source Storage System Virtual Disk UUID
<byte 136>
tag dest_scvd_uuid If eip0c.flags.remote_adapter_wwn is set equal to 1, this field contains the WWN of the remote adapter. Otherwise, this field contains the Destination Storage System Virtual Disk UUID.
<byte 152>
ushort blocks Number of blocks in error
<byte 154>
ushort status Error status value
<byte 156>
ulong vda Virtual Disk Address in error
<byte 160>
char[8] cerp_id HSV200 controller enclosure rear panel Fibre Channel port
<byte 168>
utiny reserved Reserved for future use
<byte 169>
{flags (Field use flags)}
<byte 169>
tbits:7 reserved Reserved for future use
tbits:1 remote_adapter_wwn dest_scvd_uuid contains remote adapter WWN
{}
<byte 170>
utiny side Remote HSV200 controller used by Data Replication Manager tunnel: 0 => A; 1 => B
<byte 171>
utiny port HSV200 controller internal Fibre Channel port number
<byte 172>
ulong[2] reserved1 Reserved for future use
{}

Event Information Packet Type:  d
EIP0D - Executive Services System Time Change
A change in system time occurred.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
utiny[3] unused Unused
<byte 75>
utiny action Action code
<byte 76>
ulong[2] reserved Reserved
<byte 84>
scmitim ctime Current time value
<byte 92>
scmitim ptime Previous time value
{}

Event Information Packet Type:  e
EIP0E - Storage System Management Interface Entity Creation or Deletion
A Storage System Management Interface entity was created or deleted.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
{event_type (Entity and Event type)}
<byte 72>
ushort scmi_object_type Entity type
<byte 74>
ushort scmi_object_event_type Event Information Packet type
{}
<byte 76>
scmi_obj_hnd handle Storage System Management Interface Handle of affected entity
<byte 96>
scmi_obj_hnd add_handle Additional entity identification (Storage System Management Interface Handle)
<byte 116>
{attribute (Entity attributes)}
<byte 116>
ulong type Datatype used
<byte 120>
union value SCMI Attribute Union
<byte 120>
ushort[12] u16 As 16 bit words,
or value SCMI Attribute Union
<byte 120>
ulong[6] u32 As 32 bit words,
or value SCMI Attribute Union
<byte 120>
double_word[3] u64 As 64 bit words,
or value SCMI Attribute Union
<byte 120>
{obj (As typed Storage System Management Interface object handle,)}
<byte 120>
ulong value 
<byte 124>
scmi_obj_hnd handle 
{}
or value SCMI Attribute Union
<byte 120>
char[24] str As character string
endunion value SCMI Attribute Union
{}
<byte 144>
scmi_obj_hnd add_handle2 Additional SCMI object handle (2)
<byte 164>
ulong[4] add_data Additional Data
{}

Event Information Packet Type:  f
EIP0F - Storage System Management Interface Entity Attribute Change
An attribute of a Storage System Management Interface entity has changed.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
{event_type (Entity and Event type)}
<byte 72>
ushort scmi_object_type Entity type
<byte 74>
ushort scmi_object_event_type Event Information Packet type
{}
<byte 76>
union secondary_id Secondary identification
<byte 76>
ulong Id Alternate entity identification
or secondary_id Secondary identification
<byte 76>
{rss_data (Redundant Storage Set information)}
<byte 76>
ushort Id Redundant Storage Set identification
<byte 78>
ushort Index Redundant Storage Set index
{}
endunion secondary_id Secondary identification
<byte 80>
{old_attr (Old attribute information)}
<byte 80>
ulong type Datatype used
<byte 84>
union value SCMI Attribute Union
<byte 84>
ushort[12] u16 As 16 bit words,
or value SCMI Attribute Union
<byte 84>
ulong[6] u32 As 32 bit words,
or value SCMI Attribute Union
<byte 84>
double_word[3] u64 As 64 bit words,
or value SCMI Attribute Union
<byte 84>
{obj (As typed Storage System Management Interface object handle,)}
<byte 84>
ulong value 
<byte 88>
scmi_obj_hnd handle 
{}
or value SCMI Attribute Union
<byte 84>
char[24] str As character string
endunion value SCMI Attribute Union
{}
<byte 108>
{new_attr (New attribute information)}
<byte 108>
ulong type Datatype used
<byte 112>
union value SCMI Attribute Union
<byte 112>
ushort[12] u16 As 16 bit words,
or value SCMI Attribute Union
<byte 112>
ulong[6] u32 As 32 bit words,
or value SCMI Attribute Union
<byte 112>
double_word[3] u64 As 64 bit words,
or value SCMI Attribute Union
<byte 112>
{obj (As typed Storage System Management Interface object handle,)}
<byte 112>
ulong value 
<byte 116>
scmi_obj_hnd handle 
{}
or value SCMI Attribute Union
<byte 112>
char[24] str As character string
endunion value SCMI Attribute Union
{}
<byte 136>
scmi_obj_hnd handle Storage System Management Interface Handle of affected entity
<byte 156>
scmi_obj_hnd add_handle Additional entity identification (Storage System Management Interface
<byte 176>
ulong reserved reserved for future use
{}

Event Information Packet Type: 10
EIP10 - System Services HSV200 Controller State Change
A controller state change occurred.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
{node_name (World Wide Name of HSV200 controller)}
<byte 72>
ulong hi (Bits 31:28) Network Address Authority Code, (Bits 27:4) Company ID, (Bits 3:0) Type
<byte 76>
ulong lo (Bits 31:4) Node Number, (Bits 3:0) Port
{}
<byte 80>
{information (State change information)}
<byte 80>
ulong pc Program counter
<byte 84>
ulong flags Flags
<byte 88>
ulong code Code
{}
{}

Event Information Packet Type: 11
EIP11 - Disk Enclosure Environmental Monitoring Unit Services Status Change.
Status of a disk enclosure element has changed.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
{event_type (Entity and Event type)}
<byte 72>
ushort scmi_object_type Entity type
<byte 74>
ushort scmi_object_event_type Event Information Packet type
{}
<byte 76>
scmi_obj_hnd handle Storage System Management Interface Handle of affected disk enclosure
<byte 96>
ulong rack_num Rack number
<byte 100>
ulong dencl_num Disk enclosure number
<byte 104>
union alarm_error_code Alarm code
<byte 104>
ulong value As longword
or alarm_error_code Alarm code
<byte 104>
{field (By field)}
<byte 104>
utiny reserved Reserved for future use
<byte 105>
utiny ec Error code
<byte 106>
utiny en Element number
<byte 107>
utiny et Element type code
{}
endunion alarm_error_code Alarm code
<byte 108>
utiny[3] rsvd1 Reserved for future use
<byte 111>
utiny loop Loop number
<byte 112>
{enclosures[1] (Enclosure available on the Fibre Channel loop pair identified in the loop field)}
<byte 112>
utiny rack_num Rack were enclosure is located
<byte 113>
utiny dencl_num Enclosure number
{}
<byte 114>
{enclosures[0] (Enclosure available on the Fibre Channel loop pair identified in the loop field)}
<byte 114>
utiny rack_num Rack were enclosure is located
<byte 115>
utiny dencl_num Enclosure number
{}
<byte 116>
{enclosures[3] (Enclosure available on the Fibre Channel loop pair identified in the loop field)}
<byte 116>
utiny rack_num Rack were enclosure is located
<byte 117>
utiny dencl_num Enclosure number
{}
<byte 118>
{enclosures[2] (Enclosure available on the Fibre Channel loop pair identified in the loop field)}
<byte 118>
utiny rack_num Rack were enclosure is located
<byte 119>
utiny dencl_num Enclosure number
{}
<byte 120>
{enclosures[5] (Enclosure available on the Fibre Channel loop pair identified in the loop field)}
<byte 120>
utiny rack_num Rack were enclosure is located
<byte 121>
utiny dencl_num Enclosure number
{}
<byte 122>
{enclosures[4] (Enclosure available on the Fibre Channel loop pair identified in the loop field)}
<byte 122>
utiny rack_num Rack were enclosure is located
<byte 123>
utiny dencl_num Enclosure number
{}
<byte 124>
{enclosures[7] (Enclosure available on the Fibre Channel loop pair identified in the loop field)}
<byte 124>
utiny rack_num Rack were enclosure is located
<byte 125>
utiny dencl_num Enclosure number
{}
<byte 126>
{enclosures[6] (Enclosure available on the Fibre Channel loop pair identified in the loop field)}
<byte 126>
utiny rack_num Rack were enclosure is located
<byte 127>
utiny dencl_num Enclosure number
{}
<byte 128>
{enclosures[9] (Enclosure available on the Fibre Channel loop pair identified in the loop field)}
<byte 128>
utiny rack_num Rack were enclosure is located
<byte 129>
utiny dencl_num Enclosure number
{}
<byte 130>
{enclosures[8] (Enclosure available on the Fibre Channel loop pair identified in the loop field)}
<byte 130>
utiny rack_num Rack were enclosure is located
<byte 131>
utiny dencl_num Enclosure number
{}
<byte 132>
ulong[12] rsvd Reserved for future use
{}

Event Information Packet Type: 12
EIP12 - Fibre Channel Services Physical Disk Drive/Mirror Port Unexpected Work Encountered
Unexpected work was received from a physical disk drive or the mirror port.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
tag device UUID of the physical disk drive or HSV200 controller associated with the event
<byte 88>
char[8] cerp_id HSV200 controller enclosure rear panel Fibre Channel port attached to the physical disk drive or mirror port
<byte 96>
ulong al_pa AL_PA of the physical disk drive or the mirror port
<byte 100>
ushort dencl_num Enclosure where the physical disk drive is located
<byte 102>
ushort port HSV200 controller internal Fibre Channel port number attached to the physical disk drive or mirror port
<byte 104>
ushort rack_num Rack where the physical disk drive is located
<byte 106>
ushort bay Enclosure bay where the physical disk drive is located
<byte 108>
ulong[14] hdr_cdb Command Descriptor Block issued and Fibre Channel Header
<byte 164>
ushort bypassb Mask showing bypass state for each slot in a shelf
<byte 166>
ushort bypassa Mask showing bypass state for each slot in a shelf
{}

Event Information Packet Type: 13
EIP13 - Fibre Channel Services Physical Disk Drive/Mirror Port/Drive Enclosure Environmental Monitoring Unit Error summary.
Summary of errors encountered while attempting to access a physical disk drive, the mirror port, or a Drive Enclosure Environmental Monitoring Unit.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
tag device UUID of the physical disk drive, HSV200 controller, or Drive Enclosure Environmental Monitoring Unit associated with the event
<byte 88>
char[8] cerp_id HSV200 controller enclosure rear panel Fibre Channel port attached to the physical disk drive or mirror port
<byte 96>
ulong al_pa AL_PA of the physical disk drive or the mirror port
<byte 100>
ushort dencl_num Enclosure where the physical disk drive is located
<byte 102>
ushort port HSV200 controller internal Fibre Channel port number attached to the physical disk drive or mirror port
<byte 104>
ushort rack_num Rack where the physical disk drive is located
<byte 106>
ushort bay Enclosure bay where the physical disk drive is located
<byte 108>
ulong fed_class Fibre Channel Exchange Descriptor class
<byte 112>
ulong num_times Number of occurrences of the error.
<byte 116>
{enclosures[1] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 116>
utiny rack_num Rack were enclosure is located
<byte 117>
utiny dencl_num Enclosure number
{}
<byte 118>
{enclosures[0] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 118>
utiny rack_num Rack were enclosure is located
<byte 119>
utiny dencl_num Enclosure number
{}
<byte 120>
{enclosures[3] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 120>
utiny rack_num Rack were enclosure is located
<byte 121>
utiny dencl_num Enclosure number
{}
<byte 122>
{enclosures[2] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 122>
utiny rack_num Rack were enclosure is located
<byte 123>
utiny dencl_num Enclosure number
{}
<byte 124>
{enclosures[5] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 124>
utiny rack_num Rack were enclosure is located
<byte 125>
utiny dencl_num Enclosure number
{}
<byte 126>
{enclosures[4] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 126>
utiny rack_num Rack were enclosure is located
<byte 127>
utiny dencl_num Enclosure number
{}
<byte 128>
{enclosures[7] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 128>
utiny rack_num Rack were enclosure is located
<byte 129>
utiny dencl_num Enclosure number
{}
<byte 130>
{enclosures[6] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 130>
utiny rack_num Rack were enclosure is located
<byte 131>
utiny dencl_num Enclosure number
{}
<byte 132>
{enclosures[9] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 132>
utiny rack_num Rack were enclosure is located
<byte 133>
utiny dencl_num Enclosure number
{}
<byte 134>
{enclosures[8] (Enclosure available on the Fibre Channel port identified in the cerp_id and port fields)}
<byte 134>
utiny rack_num Rack were enclosure is located
<byte 135>
utiny dencl_num Enclosure number
{}
<byte 136>
char[8] missing_cerp_id HSV200 controller enclosure rear panel Fibre Channel port that cannot connect to physical disk drive or mirror port
<byte 144>
ushort bypassa Mask showing bypass state for each slot in a shelf
<byte 146>
ushort missing_port HSV200 controller internal Fibre Channel port number that cannont connect to the physical disk drive or mirror port
<byte 148>
ushort switch_type Used to represent the type of switch detected (SES or non-SES compliant)
<byte 150>
ushort bypassb Mask showing bypass state for each slot in a shelf
{}

Event Information Packet Type: 14
EIP14 - Diagnostic Operations Generator Detected Failure.
A failure was detected during the execution of a diagnostic.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
{eep_error (Diagnostic error EEPROM data)}
<byte 72>
utiny padding Pad to longword align this structure
<byte 73>
utiny count Duplicate error count
<byte 74>
utiny test_num Test number
<byte 75>
utiny TE_num TE number
<byte 76>
ulong Z_code Z's code
<byte 80>
ulong error_code Error code
<byte 84>
ulong address Address of Error
<byte 88>
ulong expected Expected Data
<byte 92>
ulong actual Actual Data
<byte 96>
ulonglong uptime Uptime of error
{}
<byte 104>
ulong dimm_size Size of this HSV200 controller's DIMM in megabytes
{}

Event Information Packet Type: 15
EIP15 - Container Services Management Operation has started or completed.
An operation on a Disk Group has started or completed.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
tag tag1 UUID of the Virtual Disk, physical disk drive, or Disk Group associated with the event
<byte 88>
tag tag2 UUID of the Virtual Disk, physical disk drive, or Disk Group associated with the event
<byte 104>
ulong state Event-specific state value
<byte 108>
ulong status Event-specific operation status
{}

Event Information Packet Type: 16
EIP16 - Data Replication Manager Time Report.
An Data Replication Manager time synchronization event has occurred.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
uuid sender Enterprise Virtual Array controller initiating time report message
<byte 88>
uuid receiver Peer controller receiving time report message
<byte 104>
uuid receiver_partner Other controller in sending or receiving Storage System
<byte 120>
scmitim sent_time Time message was sent
<byte 128>
scmitim received_time Time message was received
{}

Event Information Packet Type: 17
EIP17 - Fibre Channel Services Fibre Channel Port Loop Config
A new device map has been generated on a Fibre Channel port.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
char[8] cerp_id HSV200 controller enclosure rear panel Fibre Channel port
<byte 80>
ulong map_id Multi-page map identifier (all pages containing this identifier comprise this map)
<byte 84>
utiny entries Number of map entries (AL_PAs) in this map
<byte 85>
utiny total_pages Total pages containing portions of this map
<byte 86>
utiny page Page number of this loop map event
<byte 87>
utiny port HSV200 controller internal Fibre Channel port number
<byte 88>
utiny[92] loop_map Loop configuration information
{}

Event Information Packet Type: 18
EIP18 - Storage System State Services Redundant Storage Set State Change
A Redundant Storage Set state change occurred.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
tag ldad_tag Tag of the Disk Group associated with the event
<byte 88>
ushort target_rss Migration target
<byte 90>
ushort source_rss Migration source
<byte 92>
ushort target_migr Migration flags for target
<byte 94>
ushort source_migr Migration flags for source
<byte 96>
utiny[16] smembers Volumes in source
<byte 112>
utiny[16] tmembers Volumes in target
{}

Event Information Packet Type: 19
EIP19 - System Data Center Services Status Change
Status of a System Data Center element has changed.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
{event_type (Entity and Event type)}
<byte 72>
ushort scmi_object_type Entity type
<byte 74>
ushort scmi_object_event_type Event Information Packet type
{}
<byte 76>
scmi_obj_hnd handle Storage System Management Interface
<byte 96>
{state (State of SDC monitored component)}
<byte 96>
ulong old Previous State
<byte 100>
ulong cur Current State
{}
<byte 104>
{status_code (Status code of SDC monitored component)}
<byte 104>
ulong old Previous Status Code
<byte 108>
ulong cur Current Status Code
{}
<byte 112>
{status_data (Status data of SDC monitored component)}
<byte 112>
ulong old Previous Additional Status Data
<byte 116>
ulong cur Current Additional Status Data
{}
<byte 120>
ulong[4] comp_states States of SDC monitored components
<byte 136>
ulong[4] comp_status_codes Status codes of SDC monitored components
<byte 152>
ulong[4] comp_status_data Status data of SDC monitored components
{}

Event Information Packet Type: 1a
EIP1A - System Services Code Load Operation Update
A code load operation has occurred.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
char[40] state State information
<byte 112>
char[36] hardware Hardware information
<byte 148>
char[32] versions Version information
{}

Event Information Packet Type: 1b
EIP1B - Host Port Event
A Host Port Event Occurred

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
tag ld_tag Virtual Disk UUID
<byte 88>
tag scvd_tag Associated Storage System Virtual Disk UUID
{}

Event Information Packet Type: 1c
EIP1C - Fault Manager Termination Event
HSV200 controller operation terminated event report.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
{lteihd (Last Termination Event Information Header)}
<byte 72>
{flags (Last Termination Event flags)}
<byte 72>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Termination event sequence number reset occurred
tbits:1 cccc_forced Coupled crash forced
tbits:1 rsvd Pad to fill byte
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 73>
utiny revision Structure revision number
<byte 74>
ushort size Structure size
{}
<byte 76>
{lter (Last Termination Event Report Block)}
<byte 76>
ulong seq Sequence number assigned to the termination event
<byte 80>
char[4] sw_version HSV200 controller software version number string
<byte 84>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 96>
char[8] ctrlr_model_id HSV200 controller model string
<byte 104>
scmi_obj_hnd terminating_ctrlr Storage System Management Interface Handle of HSV200 controller that terminated operation
<byte 124>
scmitim termination_time Time termination event occurred
<byte 132>
{termination_event (Termination event information)}
<byte 132>
ulong termination_location Location of termination event report call
<byte 136>
union u Termination Code Union
<byte 136>
{code (Termination Code)}
<byte 136>
tbits:5 parc Parameter Count
tbits:2 drcc Dump/Restart Control Code
tbits:1 cccc Coupled Crash Control Code
<byte 137>
cacode cac Corrective Action Code
<byte 138>
utiny evnum Event Number
<byte 139>
utiny scid HSV200 Controller Software Component Identification
{}
or u Termination Code Union
<byte 136>
ulong value Termination Code Value
endunion u Termination Code Union
<byte 140>
{params (Termination Parameters)}
<byte 140>
ulong[31] param Termination Parameters
{}
{}
<byte 264>
utiny[2] reserved Reserved
<byte 266>
{flags (Other Last Termination Event flags)}
<byte 266>
tbits:1 lg_send_sts Last Gasp send status
tbits:1 stack_bad Stack contains pointer outside stack area
tbits:1 stack_guard_bad System or process stack guard value(s) overwritten
tbits:1 short_term_path Short termination path taken
tbits:1 feb_saved Final Event Block saved
tbits:3 rsvd Pad to fill byte
{}
<byte 267>
utiny reuea_index Termination Processing Recursive Entry Event or Unexpected Event array index
<byte 268>
ulonglong uptime Number of seconds HSV200 controller has run functional code
{}
{}

Event Information Packet Type: 1d
EIP1D - Fault Manager Termination Event (old Termination Event Information Header)
HSV200 controller operation terminated event report.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
{lteihd (Last Termination Event Information Header)}
<byte 72>
{flags (Last Termination Event flags)}
<byte 72>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Termination event sequence number reset occurred
tbits:1 cccc_forced Coupled crash forced
tbits:1 stack_bad Stack contains pointer outside stack area
tbits:1 stack_guard_bad System or process stack guard value(s) overwritten
tbits:1 short_term_path Short termination path taken
tbits:1 feb_saved Final Event Block saved
{}
<byte 73>
utiny revision Structure revision number
<byte 74>
ushort size Structure size
{}
<byte 76>
{lter (Nonstandard Last Termination Event Report Block)}
<byte 76>
ulong seq Sequence number assigned to the termination event
<byte 80>
char[4] sw_version HSV200 controller software version number string
<byte 84>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 96>
char[8] ctrlr_model_id HSV200 controller model string
<byte 104>
scmi_obj_hnd terminating_ctrlr Storage System Management Interface Handle of HSV200 controller that terminated operation
<byte 124>
scmitim termination_time Time termination event occurred
<byte 132>
{termination_event (Termination event information)}
<byte 132>
ulong termination_location Location of termination event report call
<byte 136>
union u Termination Code Union
<byte 136>
{code (Termination Code)}
<byte 136>
tbits:5 parc Parameter Count
tbits:2 drcc Dump/Restart Control Code
tbits:1 cccc Coupled Crash Control Code
<byte 137>
cacode cac Corrective Action Code
<byte 138>
utiny evnum Event Number
<byte 139>
utiny scid HSV200 Controller Software Component Identification
{}
or u Termination Code Union
<byte 136>
ulong value Termination Code Value
endunion u Termination Code Union
{}
<byte 140>
utiny[2] reserved Reserved
<byte 142>
utiny lg_send_sts Last Gasp send status
<byte 143>
utiny reuea_index Termination Processing Recursive Entry Event or Unexpected Event array index
<byte 144>
ulonglong uptime Number of seconds HSV200 controller has run functional code
{}
{}

Event Information Packet Type: 1e
EIP1E - General Storage System State Services State Information Event
General Storage System state information to be reported.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
char[12] info Informational String
<byte 84>
ulong[24] data Informational Data
{}

Event Information Packet Type: 1f
EIP1F - A Storage System Virtual Disk has changed controller mastership.

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
tag ld_tag Logical disk
<byte 88>
tag du_tag Derived unit
<byte 104>
tag scvd_tag Storage System Virtual Disk
<byte 120>
{prev_wwn (Previous Controller)}
<byte 120>
ulong hi (Bits 31:28) Network Address Authority Code, (Bits 27:4) Company ID, (Bits 3:0) Type
<byte 124>
ulong lo (Bits 31:4) Node Number, (Bits 3:0) Port
{}
<byte 128>
{current_wwn (Current Controller)}
<byte 128>
ulong hi (Bits 31:28) Network Address Authority Code, (Bits 27:4) Company ID, (Bits 3:0) Type
<byte 132>
ulong lo (Bits 31:4) Node Number, (Bits 3:0) Port
{}
{}

Event Information Packet Type: 20
EIP20 - Storage System State Services Controller FC Port event

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
{node_name (World Wide Name of HSV200 controller)}
<byte 72>
ulong hi (Bits 31:28) Network Address Authority Code, (Bits 27:4) Company ID, (Bits 3:0) Type
<byte 76>
ulong lo (Bits 31:4) Node Number, (Bits 3:0) Port
{}
<byte 80>
ulong port Loop port number
<byte 84>
ulong data Event-specific data
{}

Event Information Packet Type: 21
EIP21 - General purpose SCS Logical Disk synchronization event

{Event Log Packet Event Specific Information}
<byte 0>
{flags (Flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Event sequence number reset occurred
tbits:1 outofsequence Event reported out of sequence due to Final Event Block reconciliation or lost host event
tbits:1 requeued Event requeued following restart or resynchronization
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort count Event specific information size in bytes
<byte 4>
ulong sequence_number Sequence number assigned to the event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd reporting_ctrlr Storage System Management Interface Handle of HSV200 controller that reported the event
<byte 52>
scmitim report_time Time event was reported
<byte 60>
ulong report_location Location of event report call
<byte 64>
{header (Header Information)}
<byte 64>
union u Event Code Union
<byte 64>
{ec (Event Code)}
<byte 64>
utiny eiptype Event Information Packet Type Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Event Code Union
<byte 64>
ulong value Event Code Value
endunion u Event Code Union
<byte 68>
utiny revision Packet revision number
<byte 69>
utiny type Packet type
<byte 70>
ushort count Number of bytes in packet
{}
<byte 72>
tag target_tag Target Tag
<byte 88>
tag parent_tag Parent Tag
<byte 104>
ulong operation Operation
<byte 108>
ulong status Status
<byte 112>
ulong prev_state Previous State
<byte 116>
ulong new_state New State
<byte 120>
ulong redundancy Redundancy Type
<byte 124>
double_word size LD Size
<byte 132>
tag aux_tag Auxillary Tag
{}

TERMINATION EVENT BLOCK:

{Termination Event Block}
<byte 0>
union u Last Termination Event Block Union
<byte 0>
{data (Termination Event Block Data)}
<byte 0>
{ltei (Last Termination Event Information)}
<byte 0>
{lteihd (Last Termination Event Information Header)}
<byte 0>
{flags (Last Termination Event flags)}
<byte 0>
tbits:1 time_set Time has been set on this HSV200 controller
tbits:1 time_synched Time has been synchronized with all HSV200 controllers in the Storage System
tbits:1 seq_reset Termination event sequence number reset occurred
tbits:1 cccc_forced Coupled crash forced
tbits:1 rsvd Pad to fill byte
tbits:1 labcode Event reported using LAB code
tbits:1 prictrlr Event reported by primary HSV200 controller (Note: Not valid until Storage System primary HSV200 controller is elected)
tbits:1 spsctrlr Single power supply HSV200 controller
{}
<byte 1>
utiny revision Structure revision number
<byte 2>
ushort size Structure size
{}
<byte 4>
{lter (Last Termination Event Report Block)}
<byte 4>
ulong seq Sequence number assigned to the termination event
<byte 8>
char[4] sw_version HSV200 controller software version number string
<byte 12>
char[12] baselevel_id HSV200 controller baselevel build string
<byte 24>
char[8] ctrlr_model_id HSV200 controller model string
<byte 32>
scmi_obj_hnd terminating_ctrlr Storage System Management Interface Handle of HSV200 controller that terminated operation
<byte 52>
scmitim termination_time Time termination event occurred
<byte 60>
{termination_event (Termination event information)}
<byte 60>
ulong termination_location Location of termination event report call
<byte 64>
union u Termination Code Union
<byte 64>
{code (Termination Code)}
<byte 64>
tbits:5 parc Parameter Count
tbits:2 drcc Dump/Restart Control Code
tbits:1 cccc Coupled Crash Control Code
<byte 65>
cacode cac Corrective Action Code
<byte 66>
utiny evnum Event Number
<byte 67>
utiny scid HSV200 Controller Software Component Identification
{}
or u Termination Code Union
<byte 64>
ulong value Termination Code Value
endunion u Termination Code Union
<byte 68>
{params (Termination Parameters)}
<byte 68>
ulong[31] param Termination Parameters
{}
{}
<byte 192>
utiny[2] reserved Reserved
<byte 194>
{flags (Other Last Termination Event flags)}
<byte 194>
tbits:1 lg_send_sts Last Gasp send status
tbits:1 stack_bad Stack contains pointer outside stack area
tbits:1 stack_guard_bad System or process stack guard value(s) overwritten
tbits:1 short_term_path Short termination path taken
tbits:1 feb_saved Final Event Block saved
tbits:3 rsvd Pad to fill byte
{}
<byte 195>
utiny reuea_index Termination Processing Recursive Entry Event or Unexpected Event array index
<byte 196>
ulonglong uptime Number of seconds HSV200 controller has run functional code
{}
<byte 204>
{sa (Exception save area)}
<byte 204>
ulong[32] registers R0-R31
<byte 332>
ulong srr0 SRR0
<byte 336>
ulong srr1 SRR1
<byte 340>
ulong cr CR
<byte 344>
ulong xer XER
<byte 348>
ulong ctr CTR
<byte 352>
ulong lr LR
<byte 356>
ulong exception Exception Code
<byte 360>
union optional Machine check or DSI exception values
<byte 360>
{mcp (Machine check values)}
<byte 360>
ulong mc_count Exception Count
<byte 364>
ulong msssr0 MSSSR0 Register
{}
or optional Machine check or DSI exception values
<byte 360>
{dsi (DSI exception values)}
<byte 360>
ulong dsisr DSISR Register
<byte 364>
ulong dar DAR Register
{}
endunion optional Machine check or DSI exception values
{}
<byte 368>
char[8] current_process Current process name
<byte 376>
{stack (Stack information)}
<byte 376>
ulong stack_depth Total calls made
<byte 380>
{stack[0] (Stack entries)}
<byte 380>
ulong bc Back chain (old stack pointer)
<byte 384>
ulong slr Saved link register
{}
<byte 388>
{stack[1] (Stack entries)}
<byte 388>
ulong bc Back chain (old stack pointer)
<byte 392>
ulong slr Saved link register
{}
<byte 396>
{stack[2] (Stack entries)}
<byte 396>
ulong bc Back chain (old stack pointer)
<byte 400>
ulong slr Saved link register
{}
<byte 404>
{stack[3] (Stack entries)}
<byte 404>
ulong bc Back chain (old stack pointer)
<byte 408>
ulong slr Saved link register
{}
<byte 412>
{stack[4] (Stack entries)}
<byte 412>
ulong bc Back chain (old stack pointer)
<byte 416>
ulong slr Saved link register
{}
<byte 420>
{stack[5] (Stack entries)}
<byte 420>
ulong bc Back chain (old stack pointer)
<byte 424>
ulong slr Saved link register
{}
<byte 428>
{stack[6] (Stack entries)}
<byte 428>
ulong bc Back chain (old stack pointer)
<byte 432>
ulong slr Saved link register
{}
<byte 436>
{stack[7] (Stack entries)}
<byte 436>
ulong bc Back chain (old stack pointer)
<byte 440>
ulong slr Saved link register
{}
<byte 444>
{stack[8] (Stack entries)}
<byte 444>
ulong bc Back chain (old stack pointer)
<byte 448>
ulong slr Saved link register
{}
<byte 452>
{stack[9] (Stack entries)}
<byte 452>
ulong bc Back chain (old stack pointer)
<byte 456>
ulong slr Saved link register
{}
<byte 460>
{stack[10] (Stack entries)}
<byte 460>
ulong bc Back chain (old stack pointer)
<byte 464>
ulong slr Saved link register
{}
<byte 468>
{stack[11] (Stack entries)}
<byte 468>
ulong bc Back chain (old stack pointer)
<byte 472>
ulong slr Saved link register
{}
<byte 476>
{stack[12] (Stack entries)}
<byte 476>
ulong bc Back chain (old stack pointer)
<byte 480>
ulong slr Saved link register
{}
<byte 484>
{stack[13] (Stack entries)}
<byte 484>
ulong bc Back chain (old stack pointer)
<byte 488>
ulong slr Saved link register
{}
<byte 492>
{stack[14] (Stack entries)}
<byte 492>
ulong bc Back chain (old stack pointer)
<byte 496>
ulong slr Saved link register
{}
<byte 500>
{stack[15] (Stack entries)}
<byte 500>
ulong bc Back chain (old stack pointer)
<byte 504>
ulong slr Saved link register
{}
<byte 508>
{stack[16] (Stack entries)}
<byte 508>
ulong bc Back chain (old stack pointer)
<byte 512>
ulong slr Saved link register
{}
<byte 516>
{stack[17] (Stack entries)}
<byte 516>
ulong bc Back chain (old stack pointer)
<byte 520>
ulong slr Saved link register
{}
<byte 524>
{stack[18] (Stack entries)}
<byte 524>
ulong bc Back chain (old stack pointer)
<byte 528>
ulong slr Saved link register
{}
<byte 532>
{stack[19] (Stack entries)}
<byte 532>
ulong bc Back chain (old stack pointer)
<byte 536>
ulong slr Saved link register
{}
<byte 540>
{stack[20] (Stack entries)}
<byte 540>
ulong bc Back chain (old stack pointer)
<byte 544>
ulong slr Saved link register
{}
<byte 548>
{stack[21] (Stack entries)}
<byte 548>
ulong bc Back chain (old stack pointer)
<byte 552>
ulong slr Saved link register
{}
<byte 556>
{stack[22] (Stack entries)}
<byte 556>
ulong bc Back chain (old stack pointer)
<byte 560>
ulong slr Saved link register
{}
<byte 564>
{stack[23] (Stack entries)}
<byte 564>
ulong bc Back chain (old stack pointer)
<byte 568>
ulong slr Saved link register
{}
<byte 572>
{stack[24] (Stack entries)}
<byte 572>
ulong bc Back chain (old stack pointer)
<byte 576>
ulong slr Saved link register
{}
<byte 580>
{stack[25] (Stack entries)}
<byte 580>
ulong bc Back chain (old stack pointer)
<byte 584>
ulong slr Saved link register
{}
<byte 588>
{stack[26] (Stack entries)}
<byte 588>
ulong bc Back chain (old stack pointer)
<byte 592>
ulong slr Saved link register
{}
<byte 596>
{stack[27] (Stack entries)}
<byte 596>
ulong bc Back chain (old stack pointer)
<byte 600>
ulong slr Saved link register
{}
<byte 604>
{stack[28] (Stack entries)}
<byte 604>
ulong bc Back chain (old stack pointer)
<byte 608>
ulong slr Saved link register
{}
<byte 612>
{stack[29] (Stack entries)}
<byte 612>
ulong bc Back chain (old stack pointer)
<byte 616>
ulong slr Saved link register
{}
<byte 620>
{stack[30] (Stack entries)}
<byte 620>
ulong bc Back chain (old stack pointer)
<byte 624>
ulong slr Saved link register
{}
<byte 628>
{stack[31] (Stack entries)}
<byte 628>
ulong bc Back chain (old stack pointer)
<byte 632>
ulong slr Saved link register
{}
<byte 636>
*ptr *bad_stack_ptr Bad stack address
<byte 640>
ulong system_stack_guard System stack guard intact flags (set to 1 if not intact)
<byte 644>
ulong[16] stack_guard Process stack guard intact flags (set to 1 if not intact)
{}
<byte 708>
{hardware (Hardware registers)}
<byte 708>
{flags (Hardware registers gathered flags)}
<byte 708>
lbits:1 uartdrd SC28L194 Quad UART d data registers gathered
lbits:1 uartdrc SC28L194 Quad UART c data registers gathered
lbits:1 uartdrb SC28L194 Quad UART b data registers gathered
lbits:1 uartdra SC28L194 Quad UART a data registers gathered
lbits:1 uartcrd SC28L194 Quad UART d control registers gathered
lbits:1 uartcrc SC28L194 Quad UART c control registers gathered
lbits:1 uartcrb SC28L194 Quad UART b control registers gathered
lbits:1 uartcra SC28L194 Quad UART a control registers gathered
lbits:1 sprite_csr Sprite Chip CSR registers gathered
lbits:1 glue_csr Glue Chip CSR registers gathered
lbits:1 toyclock DS1557 4MEG NV Y2KC Timekeeping RAM registers gathered
lbits:1 decoder_csr Decoder
lbits:1 atlantis_csr Atlantis (Crash Dump only)
lbits:1 atlantis_mcs Atlantis machine check specific registers (Termination event only)
lbits:1 atlantis_a1 Atlantis Area 1 miscellaneous registers (Termination event only)
lbits:1 aa2 Atlantis registers--Area 2 (Termination event only)
lbits:1 aa3 Atlantis registers--Area 3 (Termination event only)
lbits:15 rsvd Reserved
{}
<byte 712>
{tach_flags (Tachyon registers gathered flags)}
<byte 712>
lbits:1 tachyon9_csr Tachyon 9 CSR registers gathered
lbits:1 tachyon9_pcicfg Tachyon 9 PCI Configuration
lbits:1 tachyon9_gbic Tachyon 9 GBIC Small Form Factor  ID
lbits:1 tachyon8_csr Tachyon 8 CSR registers gathered
lbits:1 tachyon8_pcicfg Tachyon 8 PCI Configuration
lbits:1 tachyon8_gbic Tachyon 8 GBIC Small Form Factor  ID
lbits:1 tachyon7_csr Tachyon 7 CSR registers gathered
lbits:1 tachyon7_pcicfg Tachyon 7 PCI Configuration
lbits:1 tachyon7_gbic Tachyon 7 GBIC Small Form Factor ID
lbits:1 tachyon6_csr Tachyon 6 CSR registers gathered
lbits:1 tachyon6_pcicfg Tachyon 6 PCI Configuration
lbits:1 tachyon6_gbic Tachyon 6 GBIC Small Form Factor ID
lbits:1 tachyon3_csr Tachyon 3 CSR registers gathered
lbits:1 tachyon3_pcicfg Tachyon 3 PCI Configuration
lbits:1 tachyon3_gbic Tachyon 3 GBIC Small Form Factor ID
lbits:1 tachyon2_csr Tachyon 2 CSR registers gathered
lbits:1 tachyon2_pcicfg Tachyon 2 PCI Configuration
lbits:1 tachyon2_gbic Tachyon 2 GBIC Small Form Factor ID
lbits:14 rsvd Reserved
{}
<byte 716>
{tach_ncfg_flags (Tachyon non-configuration registers gathered flags)}
<byte 716>
lbits:1 tachyon9_ncfghi Tachyon 9 Non-configuration--high registers gathered
lbits:1 tachyon9_ncfglo Tachyon 9 Non-configuration--low registers gathered
lbits:1 tachyon8_ncfghi Tachyon 8 Non-configuration--high registers gathered
lbits:1 tachyon8_ncfglo Tachyon 8 Non-configuration--low registers gathered
lbits:1 tachyon7_ncfghi Tachyon 7 Non-configuration--high registers gathered
lbits:1 tachyon7_ncfglo Tachyon 7 Non-configuration--low registers gathered
lbits:1 tachyon6_ncfghi Tachyon 6 Non-configuration--high registers gathered
lbits:1 tachyon6_ncfglo Tachyon 6 Non-configuration--low registers gathered
lbits:1 tachyon3_ncfghi Tachyon 3 Non-configuration--high registers gathered
lbits:1 tachyon3_ncfglo Tachyon 3 Non-configuration--low registers gathered
lbits:1 tachyon2_ncfghi Tachyon 2 Non-configuration--high registers gathered
lbits:1 tachyon2_ncfglo Tachyon 2 Non-configuration--low registers gathered
lbits:20 rsvd Reserved
{}
<byte 720>
{aa3 (Atlantis registers--Area3)}
<byte 720>
ulong[518] reserved Reserved for future use
{}
<byte 2792>
{aa2 (Atlantis registers--Area2)}
<byte 2792>
ulong[200] reserved Reserved for future use
{}
<byte 3592>
{atlantis_a1 (Atlantis Area 1 miscellaneous registers)}
<byte 3592>
union cpu_configuration (Offset 0x0000) CPU Configuration
<byte 3592>
{field (By field)}
<byte 3592>
lbits:8 nomatchcnt RW    CPU Address Miss Counter
lbits:1 nomatchcnten RW    CPU Address Miss Counter Enable
lbits:1 nomatchcntext RW    CPU address miss counter MSB
lbits:1 reserved4 RES   Reserved
lbits:1 singlecpu RW    0 = Dual CPU. 1 = Single CPU
lbits:1 endianess RW    CPU Bus Byte Orientation. Must be 0
lbits:1 pipeline RW    Pipeline Enable
lbits:3 reserved3 RES   Reserved
lbits:1 stopretry RW    Stop to retry transactions from PCI
lbits:1 multigtdec RW    Multi-GT Address Decode
lbits:1 dpvalid RW    CPU DP[0-7] Connection
lbits:2 reserved2 RES   Reserved
lbits:1 perrprop RW    Parity Error Propagation
lbits:2 reserved1 RES   Reserved
lbits:1 aackdelay2 RW    AACK# earliest assertion following TS#
lbits:1 apvalid RW    CPU AP[0-3] Connection
lbits:1 remapwrdis RW    Address Remap Registers Write Control
lbits:4 reserved0 RES   Reserved
{}
or cpu_configuration (Offset 0x0000) CPU Configuration
<byte 3592>
ulong value As longword
endunion cpu_configuration (Offset 0x0000) CPU Configuration
<byte 3596>
union cs_0_base_address (Offset 0x0008) CS[0]# Base Address
<byte 3596>
{field (By field)}
<byte 3596>
lbits:20 base RW    Base Address
lbits:12 reserved0 RES   Reserved
{}
or cs_0_base_address (Offset 0x0008) CS[0]# Base Address
<byte 3596>
ulong value As longword
endunion cs_0_base_address (Offset 0x0008) CS[0]# Base Address
<byte 3600>
union cs_0_size (Offset 0x0010) CS[0]# Size
<byte 3600>
{field (By field)}
<byte 3600>
lbits:16 size RW    Bank Size
lbits:16 reserved0 RES   Reserved
{}
or cs_0_size (Offset 0x0010) CS[0]# Size
<byte 3600>
ulong value As longword
endunion cs_0_size (Offset 0x0010) CS[0]# Size
<byte 3604>
union cs_2_base_address (Offset 0x0018) CS[2]# Base Address
<byte 3604>
{field (By field)}
<byte 3604>
lbits:20 base RW    Base Address
lbits:12 reserved0 RES   Reserved
{}
or cs_2_base_address (Offset 0x0018) CS[2]# Base Address
<byte 3604>
ulong value As longword
endunion cs_2_base_address (Offset 0x0018) CS[2]# Base Address
<byte 3608>
union cs_2_size (Offset 0x0020) CS[2]# Size
<byte 3608>
{field (By field)}
<byte 3608>
lbits:16 size RW    Bank Size
lbits:16 reserved0 RES   Reserved
{}
or cs_2_size (Offset 0x0020) CS[2]# Size
<byte 3608>
ulong value As longword
endunion cs_2_size (Offset 0x0020) CS[2]# Size
<byte 3612>
union cs_1_base_address (Offset 0x0208) CS[1]# Base Address
<byte 3612>
{field (By field)}
<byte 3612>
lbits:20 base RW    Base Address
lbits:12 reserved0 RES   Reserved
{}
or cs_1_base_address (Offset 0x0208) CS[1]# Base Address
<byte 3612>
ulong value As longword
endunion cs_1_base_address (Offset 0x0208) CS[1]# Base Address
<byte 3616>
union cs_1_size (Offset 0x0210) CS[1]# Size
<byte 3616>
{field (By field)}
<byte 3616>
lbits:16 size RW    Bank Size
lbits:16 reserved0 RES   Reserved
{}
or cs_1_size (Offset 0x0210) CS[1]# Size
<byte 3616>
ulong value As longword
endunion cs_1_size (Offset 0x0210) CS[1]# Size
<byte 3620>
union cs_3_base_address (Offset 0x0218) CS[3]# Base Address
<byte 3620>
{field (By field)}
<byte 3620>
lbits:20 base RW    Base Address
lbits:12 reserved0 RES   Reserved
{}
or cs_3_base_address (Offset 0x0218) CS[3]# Base Address
<byte 3620>
ulong value As longword
endunion cs_3_base_address (Offset 0x0218) CS[3]# Base Address
<byte 3624>
union cs_3_size (Offset 0x0220) CS[3]# Size
<byte 3624>
{field (By field)}
<byte 3624>
lbits:16 size RW    Bank Size
lbits:16 reserved0 RES   Reserved
{}
or cs_3_size (Offset 0x0220) CS[3]# Size
<byte 3624>
ulong value As longword
endunion cs_3_size (Offset 0x0220) CS[3]# Size
<byte 3628>
union base_address_enable (Offset 0x0278) Base Address Enable
<byte 3628>
{field (By field)}
<byte 3628>
lbits:1 encs_0 RW    CS[0] base address enable
lbits:1 encs_1 RW    CS[1] base address enable
lbits:1 encs_2 RW    CS[2] base address enable
lbits:1 encs_3 RW    CS[3] base address enable
lbits:1 endevcs_0 RW    DevCS[0] base address enable
lbits:1 endevcs_1 RW    DevCS[1] base address enable
lbits:1 endevcs_2 RW    DevCS[2] base address enable
lbits:1 endevcs_3 RW    DevCS[3] base address enable
lbits:1 enbootcs RW    BootCS base address enable
lbits:1 enpci_0_io RW    PCI_0 I/O base address enable
lbits:1 enpci_0_mem0 RW    PCI_0 Mem0 base address enable
lbits:1 enpci_0_mem1 RW    PCI_0 Mem1 base address enable
lbits:1 enpci_0_mem2 RW    PCI_0 Mem2 base address enable
lbits:1 enpci_0_mem3 RW    PCI_0 Mem3 base address enable
lbits:1 enpci_1_io RW    PCI_1 I/O base address enable
lbits:1 enpci_1_mem0 RW    PCI_1 Mem0 base address enable
lbits:1 enpci_1_mem1 RW    PCI_1 Mem1 base address enable
lbits:1 enpci_1_mem2 RW    PCI_1 Mem2 base address enable
lbits:1 enpci_1_mem3 RW    PCI_1 Mem3 base address enable
lbits:1 enintegr_sram RW    Integrated SRAM base address enable
lbits:1 eninter_space RW    Internal Space base address enable
lbits:11 reserved0 RES   Reserved
{}
or base_address_enable (Offset 0x0278) Base Address Enable
<byte 3628>
ulong value As longword
endunion base_address_enable (Offset 0x0278) Base Address Enable
<byte 3632>
union idma_channel_0_dma_byte_count (Offset 0x0800) IDMA Channel 0 DMA Byte Count
<byte 3632>
{field (By field)}
<byte 3632>
lbits:24 bytecnt RW    Number of bytes left for the DMA to transfer
lbits:6 reserved0 RES   Reserved
lbits:1 bcleft RW    Left Byte Count
lbits:1 own RW    Ownership Bit
{}
or idma_channel_0_dma_byte_count (Offset 0x0800) IDMA Channel 0 DMA Byte Count
<byte 3632>
ulong value As longword
endunion idma_channel_0_dma_byte_count (Offset 0x0800) IDMA Channel 0 DMA Byte Count
<byte 3636>
union idma_channel_1_dma_byte_count (Offset 0x0804) IDMA Channel 1 DMA Byte Count
<byte 3636>
{field (By field)}
<byte 3636>
lbits:24 bytecnt RW    Number of bytes left for the DMA to transfer
lbits:6 reserved0 RES   Reserved
lbits:1 bcleft RW    Left Byte Count
lbits:1 own RW    Ownership Bit
{}
or idma_channel_1_dma_byte_count (Offset 0x0804) IDMA Channel 1 DMA Byte Count
<byte 3636>
ulong value As longword
endunion idma_channel_1_dma_byte_count (Offset 0x0804) IDMA Channel 1 DMA Byte Count
<byte 3640>
union idma_channel_2_dma_byte_count (Offset 0x0808) IDMA Channel 2 DMA Byte Count
<byte 3640>
{field (By field)}
<byte 3640>
lbits:24 bytecnt RW    Number of bytes left for the DMA to transfer
lbits:6 reserved0 RES   Reserved
lbits:1 bcleft RW    Left Byte Count
lbits:1 own RW    Ownership Bit
{}
or idma_channel_2_dma_byte_count (Offset 0x0808) IDMA Channel 2 DMA Byte Count
<byte 3640>
ulong value As longword
endunion idma_channel_2_dma_byte_count (Offset 0x0808) IDMA Channel 2 DMA Byte Count
<byte 3644>
union idma_channel_3_dma_byte_count (Offset 0x080C) IDMA Channel 3 DMA Byte Count
<byte 3644>
{field (By field)}
<byte 3644>
lbits:24 bytecnt RW    Number of bytes left for the DMA to transfer
lbits:6 reserved0 RES   Reserved
lbits:1 bcleft RW    Left Byte Count
lbits:1 own RW    Ownership Bit
{}
or idma_channel_3_dma_byte_count (Offset 0x080C) IDMA Channel 3 DMA Byte Count
<byte 3644>
ulong value As longword
endunion idma_channel_3_dma_byte_count (Offset 0x080C) IDMA Channel 3 DMA Byte Count
<byte 3648>
union idma_channel_0_dma_source_address (Offset 0x0810) IDMA Channel 0 DMA Source Address
<byte 3648>
{field (By field)}
<byte 3648>
lbits:32 srcadd RW    Bits[31:0] of the DMA source address
{}
or idma_channel_0_dma_source_address (Offset 0x0810) IDMA Channel 0 DMA Source Address
<byte 3648>
ulong value As longword
endunion idma_channel_0_dma_source_address (Offset 0x0810) IDMA Channel 0 DMA Source Address
<byte 3652>
union idma_channel_1_dma_source_address (Offset 0x0814) IDMA Channel 1 DMA Source Address
<byte 3652>
{field (By field)}
<byte 3652>
lbits:32 srcadd RW    Bits[31:0] of the DMA source address
{}
or idma_channel_1_dma_source_address (Offset 0x0814) IDMA Channel 1 DMA Source Address
<byte 3652>
ulong value As longword
endunion idma_channel_1_dma_source_address (Offset 0x0814) IDMA Channel 1 DMA Source Address
<byte 3656>
union idma_channel_2_dma_source_address (Offset 0x0818) IDMA Channel 2 DMA Source Address
<byte 3656>
{field (By field)}
<byte 3656>
lbits:32 srcadd RW    Bits[31:0] of the DMA source address
{}
or idma_channel_2_dma_source_address (Offset 0x0818) IDMA Channel 2 DMA Source Address
<byte 3656>
ulong value As longword
endunion idma_channel_2_dma_source_address (Offset 0x0818) IDMA Channel 2 DMA Source Address
<byte 3660>
union idma_channel_3_dma_source_address (Offset 0x081C) IDMA Channel 3 DMA Source Address
<byte 3660>
{field (By field)}
<byte 3660>
lbits:32 srcadd RW    Bits[31:0] of the DMA source address
{}
or idma_channel_3_dma_source_address (Offset 0x081C) IDMA Channel 3 DMA Source Address
<byte 3660>
ulong value As longword
endunion idma_channel_3_dma_source_address (Offset 0x081C) IDMA Channel 3 DMA Source Address
<byte 3664>
union idma_channel_0_dma_destination_address (Offset 0x0820) IDMA Channel 0 DMA Destination Address
<byte 3664>
{field (By field)}
<byte 3664>
lbits:32 destadd RW    Bits[31:0] of the DMA destination address
{}
or idma_channel_0_dma_destination_address (Offset 0x0820) IDMA Channel 0 DMA Destination Address
<byte 3664>
ulong value As longword
endunion idma_channel_0_dma_destination_address (Offset 0x0820) IDMA Channel 0 DMA Destination Address
<byte 3668>
union idma_channel_1_dma_destination_address (Offset 0x0824) IDMA Channel 1 DMA Destination Address
<byte 3668>
{field (By field)}
<byte 3668>
lbits:32 destadd RW    Bits[31:0] of the DMA destination address
{}
or idma_channel_1_dma_destination_address (Offset 0x0824) IDMA Channel 1 DMA Destination Address
<byte 3668>
ulong value As longword
endunion idma_channel_1_dma_destination_address (Offset 0x0824) IDMA Channel 1 DMA Destination Address
<byte 3672>
union idma_channel_2_dma_destination_address (Offset 0x0828) IDMA Channel 2 DMA Destination Address
<byte 3672>
{field (By field)}
<byte 3672>
lbits:32 destadd RW    Bits[31:0] of the DMA destination address
{}
or idma_channel_2_dma_destination_address (Offset 0x0828) IDMA Channel 2 DMA Destination Address
<byte 3672>
ulong value As longword
endunion idma_channel_2_dma_destination_address (Offset 0x0828) IDMA Channel 2 DMA Destination Address
<byte 3676>
union idma_channel_3_dma_destination_address (Offset 0x082C) IDMA Channel 3 DMA Destination Address
<byte 3676>
{field (By field)}
<byte 3676>
lbits:32 destadd RW    Bits[31:0] of the DMA destination address
{}
or idma_channel_3_dma_destination_address (Offset 0x082C) IDMA Channel 3 DMA Destination Address
<byte 3676>
ulong value As longword
endunion idma_channel_3_dma_destination_address (Offset 0x082C) IDMA Channel 3 DMA Destination Address
<byte 3680>
union idma_channel_0_next_descriptor_pointer (Offset 0x0830) IDMA Channel 0 Next Descriptor Pointer
<byte 3680>
{field (By field)}
<byte 3680>
lbits:32 nextdescptr RW    Bits[31:0] of the DMA next descriptor address
{}
or idma_channel_0_next_descriptor_pointer (Offset 0x0830) IDMA Channel 0 Next Descriptor Pointer
<byte 3680>
ulong value As longword
endunion idma_channel_0_next_descriptor_pointer (Offset 0x0830) IDMA Channel 0 Next Descriptor Pointer
<byte 3684>
union idma_channel_1_next_descriptor_pointer (Offset 0x0834) IDMA Channel 1 Next Descriptor Pointer
<byte 3684>
{field (By field)}
<byte 3684>
lbits:32 nextdescptr RW    Bits[31:0] of the DMA next descriptor address
{}
or idma_channel_1_next_descriptor_pointer (Offset 0x0834) IDMA Channel 1 Next Descriptor Pointer
<byte 3684>
ulong value As longword
endunion idma_channel_1_next_descriptor_pointer (Offset 0x0834) IDMA Channel 1 Next Descriptor Pointer
<byte 3688>
union idma_channel_2_next_descriptor_pointer (Offset 0x0838) IDMA Channel 2 Next Descriptor Pointer
<byte 3688>
{field (By field)}
<byte 3688>
lbits:32 nextdescptr RW    Bits[31:0] of the DMA next descriptor address
{}
or idma_channel_2_next_descriptor_pointer (Offset 0x0838) IDMA Channel 2 Next Descriptor Pointer
<byte 3688>
ulong value As longword
endunion idma_channel_2_next_descriptor_pointer (Offset 0x0838) IDMA Channel 2 Next Descriptor Pointer
<byte 3692>
union idma_channel_3_next_descriptor_pointer (Offset 0x083C) IDMA Channel 3 Next Descriptor Pointer
<byte 3692>
{field (By field)}
<byte 3692>
lbits:32 nextdescptr RW    Bits[31:0] of the DMA next descriptor address
{}
or idma_channel_3_next_descriptor_pointer (Offset 0x083C) IDMA Channel 3 Next Descriptor Pointer
<byte 3692>
ulong value As longword
endunion idma_channel_3_next_descriptor_pointer (Offset 0x083C) IDMA Channel 3 Next Descriptor Pointer
<byte 3696>
union idma_channel_0_control_low (Offset 0x0840) IDMA Channel 0 Control (Low)
<byte 3696>
{field (By field)}
<byte 3696>
lbits:3 dstburstlimit RW    Destination burst limit in each DMA access
lbits:1 srchold RW    Source Hold
lbits:1 dmaack_width RW    DMA ack width
lbits:1 desthold RW    Destination Hold
lbits:3 srcburstlimit RW    Source burst limit in each DMA access
lbits:1 chainmode RW    Chained Mode
lbits:1 intmode RW    Interrupt Mode
lbits:1 demandmode RW    Demand Mode Enable
lbits:1 chanen RW    Channel Enable
lbits:1 fetchnd RWC   Fetch Next Descriptor
lbits:1 chanact RO    DMA Channel Active
lbits:1 dmareqdir RW    DMAReq Direction
lbits:1 dmareqmode RW    DMAReq# Mode
lbits:1 cden RW    Close Descriptor Enable
lbits:1 eoten RW    End Of Transfer Enable
lbits:1 eotmode RW    End of Transfer Affect
lbits:1 abr RW    Channel Abort
lbits:2 saddrovr RW    Override Source Address
lbits:2 daddrovr RW    Override Destination Address
lbits:2 naddrovr RW    Override Next Descriptor Address
lbits:1 dmaackmode RW    DMA Acknowledge Mode
lbits:1 timerreq RW    Timer DMA Request Enable
lbits:2 dmaackdir RW    DMA Acknowledge Direction
lbits:1 descmode RW    Descriptor Mode
{}
or idma_channel_0_control_low (Offset 0x0840) IDMA Channel 0 Control (Low)
<byte 3696>
ulong value As longword
endunion idma_channel_0_control_low (Offset 0x0840) IDMA Channel 0 Control (Low)
<byte 3700>
union idma_channel_1_control_low (Offset 0x0844) IDMA Channel 1 Control (Low)
<byte 3700>
{field (By field)}
<byte 3700>
lbits:3 dstburstlimit RW    Destination burst limit in each DMA access
lbits:1 srchold RW    Source Hold
lbits:1 dmaack_width RW    DMA ack width
lbits:1 desthold RW    Destination Hold
lbits:3 srcburstlimit RW    Source burst limit in each DMA access
lbits:1 chainmode RW    Chained Mode
lbits:1 intmode RW    Interrupt Mode
lbits:1 demandmode RW    Demand Mode Enable
lbits:1 chanen RW    Channel Enable
lbits:1 fetchnd RWC   Fetch Next Descriptor
lbits:1 chanact RO    DMA Channel Active
lbits:1 dmareqdir RW    DMAReq Direction
lbits:1 dmareqmode RW    DMAReq# Mode
lbits:1 cden RW    Close Descriptor Enable
lbits:1 eoten RW    End Of Transfer Enable
lbits:1 eotmode RW    End of Transfer Affect
lbits:1 abr RW    Channel Abort
lbits:2 saddrovr RW    Override Source Address
lbits:2 daddrovr RW    Override Destination Address
lbits:2 naddrovr RW    Override Next Descriptor Address
lbits:1 dmaackmode RW    DMA Acknowledge Mode
lbits:1 timerreq RW    Timer DMA Request Enable
lbits:2 dmaackdir RW    DMA Acknowledge Direction
lbits:1 descmode RW    Descriptor Mode
{}
or idma_channel_1_control_low (Offset 0x0844) IDMA Channel 1 Control (Low)
<byte 3700>
ulong value As longword
endunion idma_channel_1_control_low (Offset 0x0844) IDMA Channel 1 Control (Low)
<byte 3704>
union idma_channel_2_control_low (Offset 0x0848) IDMA Channel 2 Control (Low)
<byte 3704>
{field (By field)}
<byte 3704>
lbits:3 dstburstlimit RW    Destination burst limit in each DMA access
lbits:1 srchold RW    Source Hold
lbits:1 dmaack_width RW    DMA ack width
lbits:1 desthold RW    Destination Hold
lbits:3 srcburstlimit RW    Source burst limit in each DMA access
lbits:1 chainmode RW    Chained Mode
lbits:1 intmode RW    Interrupt Mode
lbits:1 demandmode RW    Demand Mode Enable
lbits:1 chanen RW    Channel Enable
lbits:1 fetchnd RWC   Fetch Next Descriptor
lbits:1 chanact RO    DMA Channel Active
lbits:1 dmareqdir RW    DMAReq Direction
lbits:1 dmareqmode RW    DMAReq# Mode
lbits:1 cden RW    Close Descriptor Enable
lbits:1 eoten RW    End Of Transfer Enable
lbits:1 eotmode RW    End of Transfer Affect
lbits:1 abr RW    Channel Abort
lbits:2 saddrovr RW    Override Source Address
lbits:2 daddrovr RW    Override Destination Address
lbits:2 naddrovr RW    Override Next Descriptor Address
lbits:1 dmaackmode RW    DMA Acknowledge Mode
lbits:1 timerreq RW    Timer DMA Request Enable
lbits:2 dmaackdir RW    DMA Acknowledge Direction
lbits:1 descmode RW    Descriptor Mode
{}
or idma_channel_2_control_low (Offset 0x0848) IDMA Channel 2 Control (Low)
<byte 3704>
ulong value As longword
endunion idma_channel_2_control_low (Offset 0x0848) IDMA Channel 2 Control (Low)
<byte 3708>
union idma_channel_3_control_low (Offset 0x084C) IDMA Channel 3 Control (Low)
<byte 3708>
{field (By field)}
<byte 3708>
lbits:3 dstburstlimit RW    Destination burst limit in each DMA access
lbits:1 srchold RW    Source Hold
lbits:1 dmaack_width RW    DMA ack width
lbits:1 desthold RW    Destination Hold
lbits:3 srcburstlimit RW    Source burst limit in each DMA access
lbits:1 chainmode RW    Chained Mode
lbits:1 intmode RW    Interrupt Mode
lbits:1 demandmode RW    Demand Mode Enable
lbits:1 chanen RW    Channel Enable
lbits:1 fetchnd RWC   Fetch Next Descriptor
lbits:1 chanact RO    DMA Channel Active
lbits:1 dmareqdir RW    DMAReq Direction
lbits:1 dmareqmode RW    DMAReq# Mode
lbits:1 cden RW    Close Descriptor Enable
lbits:1 eoten RW    End Of Transfer Enable
lbits:1 eotmode RW    End of Transfer Affect
lbits:1 abr RW    Channel Abort
lbits:2 saddrovr RW    Override Source Address
lbits:2 daddrovr RW    Override Destination Address
lbits:2 naddrovr RW    Override Next Descriptor Address
lbits:1 dmaackmode RW    DMA Acknowledge Mode
lbits:1 timerreq RW    Timer DMA Request Enable
lbits:2 dmaackdir RW    DMA Acknowledge Direction
lbits:1 descmode RW    Descriptor Mode
{}
or idma_channel_3_control_low (Offset 0x084C) IDMA Channel 3 Control (Low)
<byte 3708>
ulong value As longword
endunion idma_channel_3_control_low (Offset 0x084C) IDMA Channel 3 Control (Low)
<byte 3712>
union idma_arbiter_control (Offset 0x0860) IDMA Arbiter Control
<byte 3712>
{field (By field)}
<byte 3712>
lbits:2 arb0 RW    Slice 0 of 'pizza arbiter'
lbits:2 arb1 RW    Slice 1 of 'pizza arbiter'
lbits:2 arb2 RW    Slice 2 of 'pizza arbiter'
lbits:2 arb3 RW    Slice 3 of 'pizza arbiter'
lbits:2 arb4 RW    Slice 4 of 'pizza arbiter'
lbits:2 arb5 RW    Slice 5 of 'pizza arbiter'
lbits:2 arb6 RW    Slice 6 of 'pizza arbiter'
lbits:2 arb7 RW    Slice 7 of 'pizza arbiter'
lbits:2 arb8 RW    Slice 8 of 'pizza arbiter'
lbits:2 arb9 RW    Slice 9 of 'pizza arbiter'
lbits:2 arb10 RW    Slice 10 of 'pizza arbiter'
lbits:2 arb11 RW    Slice 11 of 'pizza arbiter'
lbits:2 arb12 RW    Slice 12 of 'pizza arbiter'
lbits:2 arb13 RW    Slice 13 of 'pizza arbiter'
lbits:2 arb14 RW    Slice 14 of 'pizza arbiter'
lbits:2 arb15 RW    Slice 15 of 'pizza arbiter'
{}
or idma_arbiter_control (Offset 0x0860) IDMA Arbiter Control
<byte 3712>
ulong value As longword
endunion idma_arbiter_control (Offset 0x0860) IDMA Arbiter Control
<byte 3716>
union idma_base_address_register_0 (Offset 0x0A00) IDMA Base Address Register 0
<byte 3716>
{field (By field)}
<byte 3716>
lbits:4 target RW    Specifies the target interface associated with this window
lbits:4 reserved0 RES   Reserved
<byte 3716>
union attr Target specific attributes
<byte 3720>
{dramti (DRAM Target Interface)}
<byte 3720>
tbits:4 bank DRAM bank select
tbits:2 ccoh Cache coherency
tbits:2 reserved Reserved
{}
or attr Target specific attributes
<byte 3716>
{dbti (Device Bus Target Interface)}
<byte 3716>
tbits:5 bank Device bank select
tbits:3 reserved Reserved
{}
or attr Target specific attributes
<byte 3716>
{pci01ti (PCI0/1 Target Interface)}
<byte 3716>
tbits:2 swaptype Data swap type
tbits:1 snoopns PCI-X No Snoop (NS) attribute
tbits:1 space PCI I/O or memory space
tbits:1 req64 PCI REQ64# control
tbits:3 reserved Reserved
{}
or attr Target specific attributes
<byte 3716>
utiny value As byte
endunion attr Target specific attributes
<byte 3717>
lbits:16 base RW    Base Address
{}
or idma_base_address_register_0 (Offset 0x0A00) IDMA Base Address Register 0
<byte 3716>
ulong value As longword
endunion idma_base_address_register_0 (Offset 0x0A00) IDMA Base Address Register 0
<byte 3720>
union idma_size_register_0 (Offset 0x0A04) IDMA Size Register 0
<byte 3720>
{field (By field)}
<byte 3720>
lbits:16 reserved0 RO    Reserved, read only
lbits:16 size RW    Window Size
{}
or idma_size_register_0 (Offset 0x0A04) IDMA Size Register 0
<byte 3720>
ulong value As longword
endunion idma_size_register_0 (Offset 0x0A04) IDMA Size Register 0
<byte 3724>
union idma_base_address_register_1 (Offset 0x0A08) IDMA Base Address Register 1
<byte 3724>
{field (By field)}
<byte 3724>
lbits:4 target RW    Specifies the target interface associated with this window
lbits:4 reserved0 RES   Reserved
<byte 3724>
union attr Target specific attributes
<byte 3728>
{dramti (DRAM Target Interface)}
<byte 3728>
tbits:4 bank DRAM bank select
tbits:2 ccoh Cache coherency
tbits:2 reserved Reserved
{}
or attr Target specific attributes
<byte 3724>
{dbti (Device Bus Target Interface)}
<byte 3724>
tbits:5 bank Device bank select
tbits:3 reserved Reserved
{}
or attr Target specific attributes
<byte 3724>
{pci01ti (PCI0/1 Target Interface)}
<byte 3724>
tbits:2 swaptype Data swap type
tbits:1 snoopns PCI-X No Snoop (NS) attribute
tbits:1 space PCI I/O or memory space
tbits:1 req64 PCI REQ64# control
tbits:3 reserved Reserved
{}
or attr Target specific attributes
<byte 3724>
utiny value As byte
endunion attr Target specific attributes
<byte 3725>
lbits:16 base RW    Base Address
{}
or idma_base_address_register_1 (Offset 0x0A08) IDMA Base Address Register 1
<byte 3724>
ulong value As longword
endunion idma_base_address_register_1 (Offset 0x0A08) IDMA Base Address Register 1
<byte 3728>
union idma_size_register_1 (Offset 0x0A0C) IDMA Size Register 1
<byte 3728>
{field (By field)}
<byte 3728>
lbits:16 reserved0 RO    Reserved, read only
lbits:16 size RW    Window Size
{}
or idma_size_register_1 (Offset 0x0A0C) IDMA Size Register 1
<byte 3728>
ulong value As longword
endunion idma_size_register_1 (Offset 0x0A0C) IDMA Size Register 1
<byte 3732>
union idma_base_address_register_2 (Offset 0x0A10) IDMA Base Address Register 2
<byte 3732>
{field (By field)}
<byte 3732>
lbits:4 target RW    Specifies the target interface associated with this window
lbits:4 reserved0 RES   Reserved
<byte 3732>
union attr Target specific attributes
<byte 3736>
{dramti (DRAM Target Interface)}
<byte 3736>
tbits:4 bank DRAM bank select
tbits:2 ccoh Cache coherency
tbits:2 reserved Reserved
{}
or attr Target specific attributes
<byte 3732>
{dbti (Device Bus Target Interface)}
<byte 3732>
tbits:5 bank Device bank select
tbits:3 reserved Reserved
{}
or attr Target specific attributes
<byte 3732>
{pci01ti (PCI0/1 Target Interface)}
<byte 3732>
tbits:2 swaptype Data swap type
tbits:1 snoopns PCI-X No Snoop (NS) attribute
tbits:1 space PCI I/O or memory space
tbits:1 req64 PCI REQ64# control
tbits:3 reserved Reserved
{}
or attr Target specific attributes
<byte 3732>
utiny value As byte
endunion attr Target specific attributes
<byte 3733>
lbits:16 base RW    Base Address
{}
or idma_base_address_register_2 (Offset 0x0A10) IDMA Base Address Register 2
<byte 3732>
ulong value As longword
endunion idma_base_address_register_2 (Offset 0x0A10) IDMA Base Address Register 2
<byte 3736>
union idma_size_register_2 (Offset 0x0A14) IDMA Size Register 2
<byte 3736>
{field (By field)}
<byte 3736>
lbits:16 reserved0 RO    Reserved, read only
lbits:16 size RW    Window Size
{}
or idma_size_register_2 (Offset 0x0A14) IDMA Size Register 2
<byte 3736>
ulong value As longword
endunion idma_size_register_2 (Offset 0x0A14) IDMA Size Register 2
<byte 3740>
union idma_base_address_register_3 (Offset 0x0A18) IDMA Base Address Register 3
<byte 3740>
{field (By field)}
<byte 3740>
lbits:4 target RW    Specifies the target interface associated with this window
lbits:4 reserved0 RES   Reserved
<byte 3740>
union attr Target specific attributes
<byte 3744>
{dramti (DRAM Target Interface)}
<byte 3744>
tbits:4 bank DRAM bank select
tbits:2 ccoh Cache coherency
tbits:2 reserved Reserved
{}
or attr Target specific attributes
<byte 3740>
{dbti (Device Bus Target Interface)}
<byte 3740>
tbits:5 bank Device bank select
tbits:3 reserved Reserved
{}
or attr Target specific attributes
<byte 3740>
{pci01ti (PCI0/1 Target Interface)}
<byte 3740>
tbits:2 swaptype Data swap type
tbits:1 snoopns PCI-X No Snoop (NS) attribute
tbits:1 space PCI I/O or memory space
tbits:1 req64 PCI REQ64# control
tbits:3 reserved Reserved
{}
or attr Target specific attributes
<byte 3740>
utiny value As byte
endunion attr Target specific attributes
<byte 3741>
lbits:16 base RW    Base Address
{}
or idma_base_address_register_3 (Offset 0x0A18) IDMA Base Address Register 3
<byte 3740>
ulong value As longword
endunion idma_base_address_register_3 (Offset 0x0A18) IDMA Base Address Register 3
<byte 3744>
union idma_size_register_3 (Offset 0x0A1C) IDMA Size Register 3
<byte 3744>
{field (By field)}
<byte 3744>
lbits:16 reserved0 RO    Reserved, read only
lbits:16 size RW    Window Size
{}
or idma_size_register_3 (Offset 0x0A1C) IDMA Size Register 3
<byte 3744>
ulong value As longword
endunion idma_size_register_3 (Offset 0x0A1C) IDMA Size Register 3
<byte 3748>
union idma_base_address_register_4 (Offset 0x0A20) IDMA Base Address Register 4
<byte 3748>
{field (By field)}
<byte 3748>
lbits:4 target RW    Specifies the target interface associated with this window
lbits:4 reserved0 RES   Reserved
<byte 3748>
union attr Target specific attributes
<byte 3752>
{dramti (DRAM Target Interface)}
<byte 3752>
tbits:4 bank DRAM bank select
tbits:2 ccoh Cache coherency
tbits:2 reserved Reserved
{}
or attr Target specific attributes
<byte 3748>
{dbti (Device Bus Target Interface)}
<byte 3748>
tbits:5 bank Device bank select
tbits:3 reserved Reserved
{}
or attr Target specific attributes
<byte 3748>
{pci01ti (PCI0/1 Target Interface)}
<byte 3748>
tbits:2 swaptype Data swap type
tbits:1 snoopns PCI-X No Snoop (NS) attribute
tbits:1 space PCI I/O or memory space
tbits:1 req64 PCI REQ64# control
tbits:3 reserved Reserved
{}
or attr Target specific attributes
<byte 3748>
utiny value As byte
endunion attr Target specific attributes
<byte 3749>
lbits:16 base RW    Base Address
{}
or idma_base_address_register_4 (Offset 0x0A20) IDMA Base Address Register 4
<byte 3748>
ulong value As longword
endunion idma_base_address_register_4 (Offset 0x0A20) IDMA Base Address Register 4
<byte 3752>
union idma_size_register_4 (Offset 0x0A24) IDMA Size Register 4
<byte 3752>
{field (By field)}
<byte 3752>
lbits:16 reserved0 RO    Reserved, read only
lbits:16 size RW    Window Size
{}
or idma_size_register_4 (Offset 0x0A24) IDMA Size Register 4
<byte 3752>
ulong value As longword
endunion idma_size_register_4 (Offset 0x0A24) IDMA Size Register 4
<byte 3756>
union idma_base_address_register_5 (Offset 0x0A28) IDMA Base Address Register 5
<byte 3756>
{field (By field)}
<byte 3756>
lbits:4 target RW    Specifies the target interface associated with this window
lbits:4 reserved0 RES   Reserved
<byte 3756>
union attr Target specific attributes
<byte 3760>
{dramti (DRAM Target Interface)}
<byte 3760>
tbits:4 bank DRAM bank select
tbits:2 ccoh Cache coherency
tbits:2 reserved Reserved
{}
or attr Target specific attributes
<byte 3756>
{dbti (Device Bus Target Interface)}
<byte 3756>
tbits:5 bank Device bank select
tbits:3 reserved Reserved
{}
or attr Target specific attributes
<byte 3756>
{pci01ti (PCI0/1 Target Interface)}
<byte 3756>
tbits:2 swaptype Data swap type
tbits:1 snoopns PCI-X No Snoop (NS) attribute
tbits:1 space PCI I/O or memory space
tbits:1 req64 PCI REQ64# control
tbits:3 reserved Reserved
{}
or attr Target specific attributes
<byte 3756>
utiny value As byte
endunion attr Target specific attributes
<byte 3757>
lbits:16 base RW    Base Address
{}
or idma_base_address_register_5 (Offset 0x0A28) IDMA Base Address Register 5
<byte 3756>
ulong value As longword
endunion idma_base_address_register_5 (Offset 0x0A28) IDMA Base Address Register 5
<byte 3760>
union idma_size_register_5 (Offset 0x0A2C) IDMA Size Register 5
<byte 3760>
{field (By field)}
<byte 3760>
lbits:16 reserved0 RO    Reserved, read only
lbits:16 size RW    Window Size
{}
or idma_size_register_5 (Offset 0x0A2C) IDMA Size Register 5
<byte 3760>
ulong value As longword
endunion idma_size_register_5 (Offset 0x0A2C) IDMA Size Register 5
<byte 3764>
union idma_base_address_register_6 (Offset 0x0A30) IDMA Base Address Register 6
<byte 3764>
{field (By field)}
<byte 3764>
lbits:4 target RW    Specifies the target interface associated with this window
lbits:4 reserved0 RES   Reserved
<byte 3764>
union attr Target specific attributes
<byte 3768>
{dramti (DRAM Target Interface)}
<byte 3768>
tbits:4 bank DRAM bank select
tbits:2 ccoh Cache coherency
tbits:2 reserved Reserved
{}
or attr Target specific attributes
<byte 3764>
{dbti (Device Bus Target Interface)}
<byte 3764>
tbits:5 bank Device bank select
tbits:3 reserved Reserved
{}
or attr Target specific attributes
<byte 3764>
{pci01ti (PCI0/1 Target Interface)}
<byte 3764>
tbits:2 swaptype Data swap type
tbits:1 snoopns PCI-X No Snoop (NS) attribute
tbits:1 space PCI I/O or memory space
tbits:1 req64 PCI REQ64# control
tbits:3 reserved Reserved
{}
or attr Target specific attributes
<byte 3764>
utiny value As byte
endunion attr Target specific attributes
<byte 3765>
lbits:16 base RW    Base Address
{}
or idma_base_address_register_6 (Offset 0x0A30) IDMA Base Address Register 6
<byte 3764>
ulong value As longword
endunion idma_base_address_register_6 (Offset 0x0A30) IDMA Base Address Register 6
<byte 3768>
union idma_size_register_6 (Offset 0x0A34) IDMA Size Register 6
<byte 3768>
{field (By field)}
<byte 3768>
lbits:16 reserved0 RO    Reserved, read only
lbits:16 size RW    Window Size
{}
or idma_size_register_6 (Offset 0x0A34) IDMA Size Register 6
<byte 3768>
ulong value As longword
endunion idma_size_register_6 (Offset 0x0A34) IDMA Size Register 6
<byte 3772>
union idma_base_address_register_7 (Offset 0x0A38) IDMA Base Address Register 7
<byte 3772>
{field (By field)}
<byte 3772>
lbits:4 target RW    Specifies the target interface associated with this window
lbits:4 reserved0 RES   Reserved
<byte 3772>
union attr Target specific attributes
<byte 3776>
{dramti (DRAM Target Interface)}
<byte 3776>
tbits:4 bank DRAM bank select
tbits:2 ccoh Cache coherency
tbits:2 reserved Reserved
{}
or attr Target specific attributes
<byte 3772>
{dbti (Device Bus Target Interface)}
<byte 3772>
tbits:5 bank Device bank select
tbits:3 reserved Reserved
{}
or attr Target specific attributes
<byte 3772>
{pci01ti (PCI0/1 Target Interface)}
<byte 3772>
tbits:2 swaptype Data swap type
tbits:1 snoopns PCI-X No Snoop (NS) attribute
tbits:1 space PCI I/O or memory space
tbits:1 req64 PCI REQ64# control
tbits:3 reserved Reserved
{}
or attr Target specific attributes
<byte 3772>
utiny value As byte
endunion attr Target specific attributes
<byte 3773>
lbits:16 base RW    Base Address
{}
or idma_base_address_register_7 (Offset 0x0A38) IDMA Base Address Register 7
<byte 3772>
ulong value As longword
endunion idma_base_address_register_7 (Offset 0x0A38) IDMA Base Address Register 7
<byte 3776>
union idma_size_register_7 (Offset 0x0A3C) IDMA Size Register 7
<byte 3776>
{field (By field)}
<byte 3776>
lbits:16 reserved0 RO    Reserved, read only
lbits:16 size RW    Window Size
{}
or idma_size_register_7 (Offset 0x0A3C) IDMA Size Register 7
<byte 3776>
ulong value As longword
endunion idma_size_register_7 (Offset 0x0A3C) IDMA Size Register 7
<byte 3780>
union idma_base_address_enable (Offset 0x0A80) IDMA Base Address Enable
<byte 3780>
{field (By field)}
<byte 3780>
lbits:1 en0 RW    Address window 0 enable
lbits:1 en1 RW    Address window 1 enable
lbits:1 en2 RW    Address window 2 enable
lbits:1 en3 RW    Address window 3 enable
lbits:1 en4 RW    Address window 4 enable
lbits:1 en5 RW    Address window 5 enable
lbits:1 en6 RW    Address window 6 enable
lbits:1 en7 RW    Address window 7 enable
lbits:24 reserved0 RO    Reserved, read only
{}
or idma_base_address_enable (Offset 0x0A80) IDMA Base Address Enable
<byte 3780>
ulong value As longword
endunion idma_base_address_enable (Offset 0x0A80) IDMA Base Address Enable
<byte 3784>
union sdram_configuration (Offset 0x1400) SDRAM Configuration
<byte 3784>
{field (By field)}
<byte 3784>
lbits:14 refresh Refresh rate of DIMM
lbits:1 pinter Physical interleaving
lbits:1 vinter Virtual interleaving
lbits:1 reserved1 Reserved
lbits:1 regdram Registered DRAM
lbits:1 ecc Enable ECC
lbits:1 reserved2 Reserved
lbits:2 dqs # DQS pins
lbits:4 reserved3 Reserved
lbits:6 rdbuff Read Buffer assignment
{}
or sdram_configuration (Offset 0x1400) SDRAM Configuration
<byte 3784>
ulong value As longword
endunion sdram_configuration (Offset 0x1400) SDRAM Configuration
<byte 3788>
union dunit_control_low (Offset 0x1404) Dunit Control (Low)
<byte 3788>
{field (By field)}
<byte 3788>
lbits:1 clksync RW    Clock Domains Synchronization
lbits:1 rdsyncsel RW    Read Data Synchronization Select
lbits:1 rdctrltdel RW    Read Control Logic Delay
lbits:1 rddatadel RW    Read Data Delay
lbits:2 ctrlpipe RW    Number of pipeline stages in the Dunit control path
lbits:1 ctrlpos RW    Address/Control Output Timing
lbits:1 rdpipe RW    Number of pipeline stages in the read data path
lbits:1 rdsyncen RW    Read Data Path Synchronization
lbits:1 rmwsyncen RW    RMW Path Synchronization
lbits:1 cpupriority RW    CPU priority assignment
lbits:1 pci_0priority RW    PCI_0 priority assignment
lbits:1 pci_1priority RW    PCI_1 priority assignment
lbits:1 mpscpriority RW    MPSC priority assignment
lbits:1 idmapriority RW    IDMA priority assignment
lbits:1 gbpriority RW    Gb priority assignment
lbits:4 lcnt RW    Arbiter Low Priority Counter
lbits:4 hcnt RW    Arbiter High Priority Counter
lbits:3 stburstdel RW    Number of sample stages on StartBurstIn
lbits:1 stburstneg RW    StartBurstIn is first sampled on the falling edge of clock
lbits:1 stburstsrc RW    StartBurst source
lbits:1 rddataneg RW    Read data is first sampled with falling edge of clock
lbits:2 reserved0 RES   Reserved
{}
or dunit_control_low (Offset 0x1404) Dunit Control (Low)
<byte 3788>
ulong value As longword
endunion dunit_control_low (Offset 0x1404) Dunit Control (Low)
<byte 3792>
union atlantis_sdram_timing_l (Offset 0x1408) SDRAM Timing (Low)
<byte 3792>
{field (By field)}
<byte 3792>
lbits:4 Tdqss Write to DQS
lbits:4 Trcd Activate to command
lbits:4 Trp Precharge command period
lbits:4 Twr Write command to precharge
lbits:4 Twtr Write command to read command
lbits:4 Tras Minimum row active time
lbits:4 Trrd Activate bank A to activate bank B
lbits:4 reserved Reserved
{}
or atlantis_sdram_timing_l (Offset 0x1408) SDRAM Timing (Low)
<byte 3792>
ulong value As longword
endunion atlantis_sdram_timing_l (Offset 0x1408) SDRAM Timing (Low)
<byte 3796>
union atlantis_sdram_timing_h (Offset 0x140C) SDRAM Timing (High)
<byte 3796>
{field (By field)}
<byte 3796>
lbits:4 Trfc Refresh command period
lbits:2 Trd2rd Minimum gap between DRAM read accesses
lbits:2 Trd2wr Minimum gap between DRAM read and write accesses
lbits:24 reserved Write command to precharge
{}
or atlantis_sdram_timing_h (Offset 0x140C) SDRAM Timing (High)
<byte 3796>
ulong value As longword
endunion atlantis_sdram_timing_h (Offset 0x140C) SDRAM Timing (High)
<byte 3800>
union sdram_address_control (Offset 0x1410) SDRAM Address Control
<byte 3800>
{field (By field)}
<byte 3800>
lbits:4 addrsel RW    SDRAM Address Select
lbits:2 dcfg RW    SDRAM Device Configuration
lbits:26 reserved0 RES   Reserved
{}
or sdram_address_control (Offset 0x1410) SDRAM Address Control
<byte 3800>
ulong value As longword
endunion sdram_address_control (Offset 0x1410) SDRAM Address Control
<byte 3804>
union sdram_open_pages_control (Offset 0x1414) SDRAM Open Pages Control
<byte 3804>
{field (By field)}
<byte 3804>
lbits:1 ope0 RW    Open Page Enable CS[0]# bank0
lbits:1 ope1 RW    Open Page Enable CS[0]# bank1
lbits:1 ope2 RW    Open Page Enable CS[0]# bank2
lbits:1 ope3 RW    Open Page Enable CS[0]# bank3
lbits:1 ope4 RW    Open Page Enable CS[1]# bank0
lbits:1 ope5 RW    Open Page Enable CS[1]# bank1
lbits:1 ope6 RW    Open Page Enable CS[1]# bank2
lbits:1 ope7 RW    Open Page Enable CS[1]# bank3
lbits:1 ope8 RW    Open Page Enable CS[2]# bank0
lbits:1 ope9 RW    Open Page Enable CS[2]# bank1
lbits:1 ope10 RW    Open Page Enable CS[2]# bank2
lbits:1 ope11 RW    Open Page Enable CS[2]# bank3
lbits:1 ope12 RW    Open Page Enable CS[3]# bank0
lbits:1 ope13 RW    Open Page Enable CS[3]# bank1
lbits:1 ope14 RW    Open Page Enable CS[3]# bank2
lbits:1 ope15 RW    Open Page Enable CS[3]# bank3
lbits:16 reserved0 RES   Reserved
{}
or sdram_open_pages_control (Offset 0x1414) SDRAM Open Pages Control
<byte 3804>
ulong value As longword
endunion sdram_open_pages_control (Offset 0x1414) SDRAM Open Pages Control
<byte 3808>
union sdram_operation (Offset 0x1418) SDRAM Operation
<byte 3808>
{field (By field)}
<byte 3808>
lbits:3 cmd RW    DRAM Mode Select
lbits:29 reserved0 RES   Reserved
{}
or sdram_operation (Offset 0x1418) SDRAM Operation
<byte 3808>
ulong value As longword
endunion sdram_operation (Offset 0x1418) SDRAM Operation
<byte 3812>
union sdram_mode (Offset 0x141C) SDRAM Mode
<byte 3812>
{field (By field)}
<byte 3812>
lbits:3 bl RW    Burst Length
lbits:1 bt RW    Burst Type/Init Val
lbits:3 cl RW    CAS Latency
lbits:7 om RW    Operation Mode
lbits:18 reserved0 RES   Reserved
{}
or sdram_mode (Offset 0x141C) SDRAM Mode
<byte 3812>
ulong value As longword
endunion sdram_mode (Offset 0x141C) SDRAM Mode
<byte 3816>
union extsdram_mode (Offset 0x1420) Extended SDRAM Mode
<byte 3816>
{field (By field)}
<byte 3816>
lbits:1 dll RW    DRAM DLL Enable
lbits:1 ds RW    DRAM Drive Strength
lbits:1 qfc RW    QFC Signal Enable
lbits:11 om RW    Operation Mode
lbits:18 reserved0 RES   Reserved
{}
or extsdram_mode (Offset 0x1420) Extended SDRAM Mode
<byte 3816>
ulong value As longword
endunion extsdram_mode (Offset 0x1420) Extended SDRAM Mode
<byte 3820>
union dunit_control_high (Offset 0x1424) Dunit Control (High)
<byte 3820>
{field (By field)}
<byte 3820>
lbits:4 wrbuff RW    Reserved
lbits:4 rdbuff RW    Reserved
lbits:4 txque RW    Reserved
lbits:4 wrtrig RW    Reserved
lbits:4 rdtrig RW    Reserved
lbits:4 rmwtrig RW    Reserved
lbits:1 snooppipe RW    Snoops pipeline enable
lbits:4 snoopdepth RW    Reserved
lbits:3 reserved0 RES   Reserved
{}
or dunit_control_high (Offset 0x1424) Dunit Control (High)
<byte 3820>
ulong value As longword
endunion dunit_control_high (Offset 0x1424) Dunit Control (High)
<byte 3824>
union sdram_interface_crossbar_control_low (Offset 0x1430) SDRAM Interface Crossbar Control (Low)
<byte 3824>
{field (By field)}
<byte 3824>
lbits:4 arb0 RW    Slice 0 of the device controller 'pizza' arbiter
lbits:4 arb1 RW    Slice 1 of the device controller 'pizza' arbiter
lbits:4 arb2 RW    Slice 2 of the device controller 'pizza' arbiter
lbits:4 arb3 RW    Slice 3 of the device controller 'pizza' arbiter
lbits:4 arb4 RW    Slice 4 of the device controller 'pizza' arbiter
lbits:4 arb5 RW    Slice 5 of the device controller 'pizza' arbiter
lbits:4 arb6 RW    Slice 6 of the device controller 'pizza' arbiter
lbits:4 arb7 RW    Slice 7 of the device controller 'pizza' arbiter
{}
or sdram_interface_crossbar_control_low (Offset 0x1430) SDRAM Interface Crossbar Control (Low)
<byte 3824>
ulong value As longword
endunion sdram_interface_crossbar_control_low (Offset 0x1430) SDRAM Interface Crossbar Control (Low)
<byte 3828>
union sdram_interface_crossbar_control_high (Offset 0x1434) SDRAM Interface Crossbar Control (High)
<byte 3828>
{field (By field)}
<byte 3828>
lbits:4 arb8 RW    Slice 8 of the device controller 'pizza' arbiter
lbits:4 arb9 RW    Slice 9 of the device controller 'pizza' arbiter
lbits:4 arb10 RW    Slice 10 of the device controller 'pizza' arbiter
lbits:4 arb11 RW    Slice 11 of the device controller 'pizza' arbiter
lbits:4 arb12 RW    Slice 12 of the device controller 'pizza' arbiter
lbits:4 arb13 RW    Slice 13 of the device controller 'pizza' arbiter
lbits:4 arb14 RW    Slice 14 of the device controller 'pizza' arbiter
lbits:4 arb15 RW    Slice 15 of the device controller 'pizza' arbiter
{}
or sdram_interface_crossbar_control_high (Offset 0x1434) SDRAM Interface Crossbar Control (High)
<byte 3828>
ulong value As longword
endunion sdram_interface_crossbar_control_high (Offset 0x1434) SDRAM Interface Crossbar Control (High)
<byte 3832>
union sdram_interface_crossbar_timeout (Offset 0x1438) SDRAM Interface Crossbar Timeout
<byte 3832>
{field (By field)}
<byte 3832>
lbits:8 timeout RW    CrossBar Arbiter Timeout Preset Value
lbits:8 reserved1 RES   Reserved
lbits:1 timeouten RW    CrossBar Arbiter Timer Enable
lbits:15 reserved0 RES   Reserved
{}
or sdram_interface_crossbar_timeout (Offset 0x1438) SDRAM Interface Crossbar Timeout
<byte 3832>
ulong value As longword
endunion sdram_interface_crossbar_timeout (Offset 0x1438) SDRAM Interface Crossbar Timeout
<byte 3836>
union dfcdl_configuration0 (Offset 0x1480) DFCDL Configuration0
<byte 3836>
{field (By field)}
<byte 3836>
lbits:8 updwin RW    The window size, after the refresh command, in which DFCDL update is allowed
lbits:5 reserved1 RES   Reserved
lbits:1 forceupdsync RW    Forces the delay line update as soon as DFCDL is synchronized
lbits:1 forceupdw RW    Forces delay line update as soon as update window arrives
lbits:1 blockupd RW    Disables delay line update (unless using ForceUpdSync or ForceUpdW bits)
lbits:1 updnosync RW    Enables dynamic update without reaching sync condition
lbits:1 updnowin RW    Enables dynamic update without reaching update window
lbits:1 forceacc RW    Forces the filter state machine to accept bad values
lbits:9 maxdiff RW    Maximum difference between consecutive updates Filtering is performed on values multiplied by 4
lbits:4 reserved0 RES   Reserved
{}
or dfcdl_configuration0 (Offset 0x1480) DFCDL Configuration0
<byte 3836>
ulong value As longword
endunion dfcdl_configuration0 (Offset 0x1480) DFCDL Configuration0
<byte 3840>
union dfcdl_configuration1 (Offset 0x1484) DFCDL Configuration1
<byte 3840>
{field (By field)}
<byte 3840>
lbits:6 delpval RW    Delay counter preset value
lbits:1 fourcell RW    Delay unit selects
lbits:1 isense RW    Multiply by two the value found by the search machine
lbits:6 phased RW    Delay Counter Phase Delta
lbits:1 singlephase RW    Search machine only searches for first phase
lbits:1 reserved1 RES   Reserved
lbits:1 phasemode RW    Phase Mode Jump
lbits:1 reserved0 RES   Reserved
lbits:2 avg RW    Average Value Calculation for Filter Process
lbits:2 goodhits RW    For the sync machine to enter the previous sync state, the number of times the good value must be received after the bad value
lbits:2 goodsync RW    For the sync machine to enter sync state, the number of times the good value must be received after loss of sync
lbits:1 forcesync RW    Forces the sync machine to enter the sync state
lbits:1 holdsync RW    Forces the sync machine to maintain this state
lbits:1 resync RW    Forces the sync machine to enter a loss of sync state
lbits:2 avgrd RW    Average used for read address of the SRAM
lbits:1 stopimid RW    Forces the filter machine to enter stop state
lbits:1 stopsync RW    Forces it to enter stop state, if there is sync condition
lbits:1 goinit RW    Forces it to remain in this state
{}
or dfcdl_configuration1 (Offset 0x1484) DFCDL Configuration1
<byte 3840>
ulong value As longword
endunion dfcdl_configuration1 (Offset 0x1484) DFCDL Configuration1
<byte 3844>
union sram_address (Offset 0x1490) SRAM Address
<byte 3844>
{field (By field)}
<byte 3844>
lbits:32 addr RW    SRAM address
{}
or sram_address (Offset 0x1490) SRAM Address
<byte 3844>
ulong value As longword
endunion sram_address (Offset 0x1490) SRAM Address
<byte 3848>
union sram_data0 (Offset 0x1494) SRAM Data0
<byte 3848>
{field (By field)}
<byte 3848>
lbits:32 data RW    SRAM Write Data to initialize the DFCDL SRAM
{}
or sram_data0 (Offset 0x1494) SRAM Data0
<byte 3848>
ulong value As longword
endunion sram_data0 (Offset 0x1494) SRAM Data0
<byte 3852>
union dfcdl_probe (Offset 0x14A0) DFCDL Probe
<byte 3852>
{field (By field)}
<byte 3852>
lbits:4 bussel RW    Select DFCDL bus to be probed
lbits:1 proben RW    Probe Enabled
lbits:27 reserved0 RES   Reserved
{}
or dfcdl_probe (Offset 0x14A0) DFCDL Probe
<byte 3852>
ulong value As longword
endunion dfcdl_probe (Offset 0x14A0) DFCDL Probe
<byte 3856>
union sdram_address_control_pads_calibration (Offset 0x14C0) SDRAM Address/Control Pads Calibration
<byte 3856>
{field (By field)}
<byte 3856>
lbits:5 drvn RW    Pad Nchannel Driving Strength
lbits:5 drvp RW    Pad Pchannel Driving Strength
lbits:6 reserved1 RES   Reserved, read only
lbits:1 tuneen RW    Enables the dynamic tuning of pad driving strength
lbits:5 lockn RO    Final locked value of the Nchannel Driving Strength
lbits:5 lockp RO    Final locked value of the Pchannel Driving Strength
lbits:4 reserved0 RES   Reserved, read only
lbits:1 wren RW    Write Enable CPU Pads Calibration register
{}
or sdram_address_control_pads_calibration (Offset 0x14C0) SDRAM Address/Control Pads Calibration
<byte 3856>
ulong value As longword
endunion sdram_address_control_pads_calibration (Offset 0x14C0) SDRAM Address/Control Pads Calibration
<byte 3860>
union sdram_data_pads_calibration (Offset 0x14C4) SDRAM Data Pads Calibration
<byte 3860>
{field (By field)}
<byte 3860>
lbits:5 drvn RW    Pad Nchannel Driving Strength
lbits:5 drvp RW    Pad Pchannel Driving Strength
lbits:6 reserved1 RES   Reserved, read only
lbits:1 tuneen RW    Enables the dynamic tuning of pad driving strength
lbits:5 lockn RO    Final locked value of the Nchannel Driving Strength
lbits:5 lockp RO    Final locked value of the Pchannel Driving Strength
lbits:4 reserved0 RES   Reserved, read only
lbits:1 wren RW    Write Enable CPU Pads Calibration register
{}
or sdram_data_pads_calibration (Offset 0x14C4) SDRAM Data Pads Calibration
<byte 3860>
ulong value As longword
endunion sdram_data_pads_calibration (Offset 0x14C4) SDRAM Data Pads Calibration
<byte 3864>
union twsi_slave_address (Offset 0xC000) Two-Wire Serial Interface Slave Address
<byte 3864>
{field (By field)}
<byte 3864>
lbits:1 gce RW    General Call Enable
lbits:7 saddr RW    Slave address
lbits:24 reserved0 RES   Reserved
{}
or twsi_slave_address (Offset 0xC000) Two-Wire Serial Interface Slave Address
<byte 3864>
ulong value As longword
endunion twsi_slave_address (Offset 0xC000) Two-Wire Serial Interface Slave Address
<byte 3868>
union twsi_data (Offset 0xC004) Two-Wire Serial Interface Data
<byte 3868>
{field (By field)}
<byte 3868>
lbits:8 data RW    Data/Address byte to be transmitted by the TWSI master or slave, or data byte received
lbits:24 reserved0 RES   Reserved
{}
or twsi_data (Offset 0xC004) Two-Wire Serial Interface Data
<byte 3868>
ulong value As longword
endunion twsi_data (Offset 0xC004) Two-Wire Serial Interface Data
<byte 3872>
union twsi_control (Offset 0xC008) Two-Wire Serial Interface Control
<byte 3872>
{field (By field)}
<byte 3872>
lbits:2 reserved1 RES   Reserved, read only
lbits:1 ack RW    Acknowledge
lbits:1 iflg RW    Interrupt Flag
lbits:1 stop RW    Stop
lbits:1 start RW    Start
lbits:1 twsien RW    TWSI enable
lbits:1 inten RW    Interrupt Enable
lbits:24 reserved0 RES   Reserved
{}
or twsi_control (Offset 0xC008) Two-Wire Serial Interface Control
<byte 3872>
ulong value As longword
endunion twsi_control (Offset 0xC008) Two-Wire Serial Interface Control
<byte 3876>
union twsi_status_baud_rate (Offset 0xC00C) Two-Wire Serial Interface Status/Baud Rate
<byte 3876>
{status (Status value)}
<byte 3876>
lbits:8 stat RO    TWSI Status
lbits:24 reserved0 RES   Reserved
{}
or twsi_status_baud_rate (Offset 0xC00C) Two-Wire Serial Interface Status/Baud Rate
<byte 3876>
{br (Baud rate)}
<byte 3876>
lbits:3 n WO    SCL frequency power of 2
lbits:4 m WO    SCL frequency multiplier
lbits:25 reserved0 RES   Reserved
{}
or twsi_status_baud_rate (Offset 0xC00C) Two-Wire Serial Interface Status/Baud Rate
<byte 3876>
ulong value As longword
endunion twsi_status_baud_rate (Offset 0xC00C) Two-Wire Serial Interface Status/Baud Rate
<byte 3880>
union twsi_extended_slave_address (Offset 0xC010) Two-Wire Serial Interface Extended Slave Address
<byte 3880>
{field (By field)}
<byte 3880>
lbits:8 saddr RW    Bits[7:0] of the 10-bit slave address
lbits:24 reserved0 RES   Reserved
{}
or twsi_extended_slave_address (Offset 0xC010) Two-Wire Serial Interface Extended Slave Address
<byte 3880>
ulong value As longword
endunion twsi_extended_slave_address (Offset 0xC010) Two-Wire Serial Interface Extended Slave Address
<byte 3884>
union twsi_soft_reset (Offset 0xC01C) Two-Wire Serial Interface Soft Reset
<byte 3884>
{field (By field)}
<byte 3884>
lbits:32 rst WO    Write to this register resets the TWSI logic and sets all TWSI registers to their reset values
{}
or twsi_soft_reset (Offset 0xC01C) Two-Wire Serial Interface Soft Reset
<byte 3884>
ulong value As longword
endunion twsi_soft_reset (Offset 0xC01C) Two-Wire Serial Interface Soft Reset
{}
<byte 3888>
{atlantis_mcs (Atlantis machine check specific registers)}
<byte 3888>
union main_interrupt_cause_low (Offset 0x0004) Main Interrupt Cause (Low)
<byte 3888>
{field (By field)}
<byte 3888>
lbits:1 reserved2 R     Reserved
lbits:1 deverr R/CLL Device Bus Error
lbits:1 dmaerr R/CLL DMA Error
lbits:1 cpuerr R/CLL CPU Error
lbits:1 idma0 R/CLL IDMA Channel0 Completion
lbits:1 idma1 R/CLL IDMA Channel1 Completion
lbits:1 idma2 R/CLL IDMA Channel2 Completion
lbits:1 idma3 R/CLL IDMA Channel3 Completion
lbits:1 timer0 R/CLL Timer0
lbits:1 timer1 R/CLL Timer1
lbits:1 timer2 R/CLL Timer2
lbits:1 timer3 R/CLL Timer3
lbits:1 pci0 R/CLL PCI0
lbits:1 sramerr R/CLL SRAM Parity Error
lbits:1 gbeerr R/CLL Gb Ethernet Error
lbits:1 cerr R/CLL Serial Ports Error
lbits:1 pci1 R/CLL PCI1
lbits:1 dramerr R/CLL DRAM ECC Error
lbits:1 wdnmi R/CLL WatchDog Reached NMI Threshold
lbits:1 wde R/CLL WatchDog Reached Terminal Cnt
lbits:1 pci0in R/CLL PCI0 Inbound
lbits:1 pci0out R/CLL PCI0 Outbound
lbits:1 pci1in R/CLL PCI1 Inbound
lbits:1 pci1out R/CLL PCI1 Outbound
lbits:1 p1_gpp0_7 R/CLL CPU1 GPP[7:0] Interrupt
lbits:1 p1_gpp8_15 R/CLL CPU1 GPP[15:8] Interrupt
lbits:1 p1_gpp16_23 R/CLL CPU1 GPP[23:16] Interrupt
lbits:1 p1_gpp24_31 R/CLL CPU1 GPP[24:31] Interrupt
lbits:1 p1_cpu_db R/CLL CPU1 Doorbell
lbits:3 reserved1 R     Reserved
{}
or main_interrupt_cause_low (Offset 0x0004) Main Interrupt Cause (Low)
<byte 3888>
ulong value As longword
endunion main_interrupt_cause_low (Offset 0x0004) Main Interrupt Cause (Low)
<byte 3892>
union main_interrupt_cause_high (Offset 0x000C) Main Interrupt Cause (High)
<byte 3892>
{field (By field)}
<byte 3892>
lbits:1 ge0 R/CLL Gb Ethernet0
lbits:1 ge1 R/CLL Gb Ethernet1
lbits:1 ge2 R/CLL Gb Ethernet2
lbits:1 reserved3 R     Reserved
lbits:1 sdma0 R/CLL MPSC0 SDMA
lbits:1 twsi R/CLL TWSI (I2C)
lbits:1 sdma1 R/CLL MPSC1 SDMA
lbits:1 brg R/CLL BRG
lbits:1 mpsc0 R/CLL MPSC0
lbits:1 mpsc1 R/CLL MPSC1
lbits:1 g0rx R/CLL Gb Ethernet0 Rx
lbits:1 g0tx R/CLL Gb Ethernet0 Tx
lbits:1 g0misc R/CLL Gb Ethernet0 Misc
lbits:1 g1rx R/CLL Gb Ethernet1 Rx
lbits:1 g1tx R/CLL Gb Ethernet1 Tx
lbits:1 g1misc R/CLL Gb Ethernet1 Misc
lbits:1 g2rx R/CLL Gb Ethernet2 Rx
lbits:1 g2tx R/CLL Gb Ethernet2 Tx
lbits:1 g2misc R/CLL Gb Ethernet2 Misc
lbits:5 reserved2 R     Reserved
lbits:1 p0_gpp0_7 R/CLL CPU0 GPP[7:0] Interrupt
lbits:1 p0_gpp8_15 R/CLL CPU0 GPP[15:8] Interrupt
lbits:1 p0_gpp16_23 R/CLL CPU0 GPP[23:16] Interrupt
lbits:1 p0_gpp24_31 R/CLL CPU0 GPP[24:31] Interrupt
lbits:1 p0_cpu_db R/CLL CPU0 Doorbell
lbits:3 reserved1 R     Reserved
{}
or main_interrupt_cause_high (Offset 0x000C) Main Interrupt Cause (High)
<byte 3892>
ulong value As longword
endunion main_interrupt_cause_high (Offset 0x000C) Main Interrupt Cause (High)
<byte 3896>
union cpuint_0_mask_low (Offset 0x0014) CPUInt[0]# Mask (Low)
<byte 3896>
{field (By field)}
<byte 3896>
lbits:1 reserved2 R     Reserved
lbits:1 deverr R/CLL Device Bus Error
lbits:1 dmaerr R/CLL DMA Error
lbits:1 cpuerr R/CLL CPU Error
lbits:1 idma0 R/CLL IDMA Channel0 Completion
lbits:1 idma1 R/CLL IDMA Channel1 Completion
lbits:1 idma2 R/CLL IDMA Channel2 Completion
lbits:1 idma3 R/CLL IDMA Channel3 Completion
lbits:1 timer0 R/CLL Timer0
lbits:1 timer1 R/CLL Timer1
lbits:1 timer2 R/CLL Timer2
lbits:1 timer3 R/CLL Timer3
lbits:1 pci0 R/CLL PCI0
lbits:1 sramerr R/CLL SRAM Parity Error
lbits:1 gbeerr R/CLL Gb Ethernet Error
lbits:1 cerr R/CLL Serial Ports Error
lbits:1 pci1 R/CLL PCI1
lbits:1 dramerr R/CLL DRAM ECC Error
lbits:1 wdnmi R/CLL WatchDog Reached NMI Threshold
lbits:1 wde R/CLL WatchDog Reached Terminal Cnt
lbits:1 pci0in R/CLL PCI0 Inbound
lbits:1 pci0out R/CLL PCI0 Outbound
lbits:1 pci1in R/CLL PCI1 Inbound
lbits:1 pci1out R/CLL PCI1 Outbound
lbits:1 p1_gpp0_7 R/CLL CPU1 GPP[7:0] Interrupt
lbits:1 p1_gpp8_15 R/CLL CPU1 GPP[15:8] Interrupt
lbits:1 p1_gpp16_23 R/CLL CPU1 GPP[23:16] Interrupt
lbits:1 p1_gpp24_31 R/CLL CPU1 GPP[24:31] Interrupt
lbits:1 p1_cpu_db R/CLL CPU1 Doorbell
lbits:3 reserved1 R     Reserved
{}
or cpuint_0_mask_low (Offset 0x0014) CPUInt[0]# Mask (Low)
<byte 3896>
ulong value As longword
endunion cpuint_0_mask_low (Offset 0x0014) CPUInt[0]# Mask (Low)
<byte 3900>
union cpuint_0_mask_high (Offset 0x001C) CPUInt[0]# Mask (High)
<byte 3900>
{field (By field)}
<byte 3900>
lbits:1 ge0 R/CLL Gb Ethernet0
lbits:1 ge1 R/CLL Gb Ethernet1
lbits:1 ge2 R/CLL Gb Ethernet2
lbits:1 reserved3 R     Reserved
lbits:1 sdma0 R/CLL MPSC0 SDMA
lbits:1 twsi R/CLL TWSI (I2C)
lbits:1 sdma1 R/CLL MPSC1 SDMA
lbits:1 brg R/CLL BRG
lbits:1 mpsc0 R/CLL MPSC0
lbits:1 mpsc1 R/CLL MPSC1
lbits:1 g0rx R/CLL Gb Ethernet0 Rx
lbits:1 g0tx R/CLL Gb Ethernet0 Tx
lbits:1 g0misc R/CLL Gb Ethernet0 Misc
lbits:1 g1rx R/CLL Gb Ethernet1 Rx
lbits:1 g1tx R/CLL Gb Ethernet1 Tx
lbits:1 g1misc R/CLL Gb Ethernet1 Misc
lbits:1 g2rx R/CLL Gb Ethernet2 Rx
lbits:1 g2tx R/CLL Gb Ethernet2 Tx
lbits:1 g2misc R/CLL Gb Ethernet2 Misc
lbits:5 reserved2 R     Reserved
lbits:1 p0_gpp0_7 R/CLL CPU0 GPP[7:0] Interrupt
lbits:1 p0_gpp8_15 R/CLL CPU0 GPP[15:8] Interrupt
lbits:1 p0_gpp16_23 R/CLL CPU0 GPP[23:16] Interrupt
lbits:1 p0_gpp24_31 R/CLL CPU0 GPP[24:31] Interrupt
lbits:1 p0_cpu_db R/CLL CPU0 Doorbell
lbits:3 reserved1 R     Reserved
{}
or cpuint_0_mask_high (Offset 0x001C) CPUInt[0]# Mask (High)
<byte 3900>
ulong value As longword
endunion cpuint_0_mask_high (Offset 0x001C) CPUInt[0]# Mask (High)
<byte 3904>
union cpu_error_address_low (Offset 0x0070) CPU Error Address (Low)
<byte 3904>
{field (By field)}
<byte 3904>
lbits:32 erraddr RO    Latched address bits [31:0] of a CPU transaction: illegal address (failed address decoding), access protection violation, bad data parity, bad address parity
{}
or cpu_error_address_low (Offset 0x0070) CPU Error Address (Low)
<byte 3904>
ulong value As longword
endunion cpu_error_address_low (Offset 0x0070) CPU Error Address (Low)
<byte 3908>
union cpu_error_address_high (Offset 0x0078) CPU Error Address (High)
<byte 3908>
{field (By field)}
<byte 3908>
lbits:4 erraddr_h R     Error Address bits [35:32]
lbits:5 errpar R     Address Parity bits
lbits:1 hit R     1=HIT# asserted (cached)
lbits:22 reserved R     Reserved
{}
or cpu_error_address_high (Offset 0x0078) CPU Error Address (High)
<byte 3908>
ulong value As longword
endunion cpu_error_address_high (Offset 0x0078) CPU Error Address (High)
<byte 3912>
union cpu_error_data_low (Offset 0x0128) CPU Error Data (Low)
<byte 3912>
{field (By field)}
<byte 3912>
lbits:32 perrdata RO    Latched data bits in case of bad data parity sampled on write transactions or on master read transactions on the 60x bus
{}
or cpu_error_data_low (Offset 0x0128) CPU Error Data (Low)
<byte 3912>
ulong value As longword
endunion cpu_error_data_low (Offset 0x0128) CPU Error Data (Low)
<byte 3916>
union cpu_error_data_high (Offset 0x0130) CPU Error Data (High)
<byte 3916>
{field (By field)}
<byte 3916>
lbits:32 perrdata RO    Latched data bits in case of bad data parity sampled on write transactions or on master read transactions on the 60x bus
{}
or cpu_error_data_high (Offset 0x0130) CPU Error Data (High)
<byte 3916>
ulong value As longword
endunion cpu_error_data_high (Offset 0x0130) CPU Error Data (High)
<byte 3920>
union cpu_error_parity (Offset 0x0138) CPU Error Parity
<byte 3920>
{field (By field)}
<byte 3920>
lbits:8 perrpar RO    Latched data parity bus in case of bad data parity sampled on write transactions or on master read transactions on the 60x bus
lbits:2 gronk ??    Atlantis spec. error, Table 273--these bits are not defined!!!
lbits:22 reserved0 RES   Reserved
{}
or cpu_error_parity (Offset 0x0138) CPU Error Parity
<byte 3920>
ulong value As longword
endunion cpu_error_parity (Offset 0x0138) CPU Error Parity
<byte 3924>
union cpu_error_cause (Offset 0x0140) CPU Error Cause
<byte 3924>
{field (By field)}
<byte 3924>
lbits:1 addrout R/W0C CPU Address Out of Range in Addr, Data, Parity Err Regs
lbits:1 addrperr R/W0C Bad Address Parity Detected
lbits:1 tterr R/W0C Transfer Type/Init Val Violation
lbits:1 accerr R/W0C Access to a Protected Region
lbits:1 wrerr R/W0C Write to a Wrt Protectd Region
lbits:1 cacheerr R/W0C Cache Rd, Caching Protected
lbits:1 wrdataperr R/W0C Bad Write Data Parity Detected
lbits:1 rddataperr R/W0C Bad Read Data Parity Detected
lbits:19 reserved R     Reserved
lbits:5 sel R     Type of above error captured
{}
or cpu_error_cause (Offset 0x0140) CPU Error Cause
<byte 3924>
ulong value As longword
endunion cpu_error_cause (Offset 0x0140) CPU Error Cause
<byte 3928>
union cpu0_error_mask (Offset 0x0148) CPU0 Error Mask
<byte 3928>
{field (By field)}
<byte 3928>
lbits:1 addrout R/W0C CPU Address Out of Range in Addr, Data, Parity Err Regs
lbits:1 addrperr R/W0C Bad Address Parity Detected
lbits:1 tterr R/W0C Transfer Type/Init Val Violation
lbits:1 accerr R/W0C Access to a Protected Region
lbits:1 wrerr R/W0C Write to a Wrt Protectd Region
lbits:1 cacheerr R/W0C Cache Rd, Caching Protected
lbits:1 wrdataperr R/W0C Bad Write Data Parity Detected
lbits:1 rddataperr R/W0C Bad Read Data Parity Detected
lbits:19 reserved R     Reserved
lbits:5 sel R     Type of above error captured
{}
or cpu0_error_mask (Offset 0x0148) CPU0 Error Mask
<byte 3928>
ulong value As longword
endunion cpu0_error_mask (Offset 0x0148) CPU0 Error Mask
<byte 3932>
union sram_configuration (Offset 0x0380) SRAM Configuration
<byte 3932>
{field (By field)}
<byte 3932>
lbits:2 ccen R/W   Cache Coherency Enable
lbits:2 reserved2 R     Reserved
lbits:1 paren R/W   Parity Enable (gen. & check)
lbits:1 perrpropen R/W   Parity Error Propagate Enable
lbits:1 forceparen R/W   Force Parity Enable (debug)
lbits:1 park R/W   Arbiter Park on cross bar
lbits:8 forcepar R/W   Forced Parity Byte Value
lbits:3 rtc R     Reserved by Marvell (0x6)
lbits:2 wtc R     Reserved by Marvell (0x2)
lbits:11 reserved1 R     Reserved
{}
or sram_configuration (Offset 0x0380) SRAM Configuration
<byte 3932>
ulong value As longword
endunion sram_configuration (Offset 0x0380) SRAM Configuration
<byte 3936>
union sram_error_cause (Offset 0x0388) SRAM Error Cause
<byte 3936>
{field (By field)}
<byte 3936>
lbits:1 perr0_7 R/W0C Parity Error Byte [7:0]
lbits:1 perr8_15 R/W0C Parity Error Byte [15:8]
lbits:1 perr16_23 R/W0C Parity Error Byte [23:16]
lbits:1 perr24_31 R/W0C Parity Error Byte [31:24]
lbits:1 perr32_39 R/W0C Parity Error Byte [39:32]
lbits:1 perr40_47 R/W0C Parity Error Byte [47:40]
lbits:1 perr48_55 R/W0C Parity Error Byte [55:48]
lbits:1 perr56_63 R/W0C Parity Error Byte [63:56]
lbits:24 reserved R     Reserved
{}
or sram_error_cause (Offset 0x0388) SRAM Error Cause
<byte 3936>
ulong value As longword
endunion sram_error_cause (Offset 0x0388) SRAM Error Cause
<byte 3940>
union sram_error_address (Offset 0x0390) SRAM Error Address
<byte 3940>
{field (By field)}
<byte 3940>
lbits:32 addr RW    Error Address bits[31:0]
{}
or sram_error_address (Offset 0x0390) SRAM Error Address
<byte 3940>
ulong value As longword
endunion sram_error_address (Offset 0x0390) SRAM Error Address
<byte 3944>
union sram_error_data_low (Offset 0x0398) SRAM Error Data (Low)
<byte 3944>
{field (By field)}
<byte 3944>
lbits:32 data RW    Error data
{}
or sram_error_data_low (Offset 0x0398) SRAM Error Data (Low)
<byte 3944>
ulong value As longword
endunion sram_error_data_low (Offset 0x0398) SRAM Error Data (Low)
<byte 3948>
union sram_error_data_high (Offset 0x03A0) SRAM Error Data (High)
<byte 3948>
{field (By field)}
<byte 3948>
lbits:32 data RW    Error data
{}
or sram_error_data_high (Offset 0x03A0) SRAM Error Data (High)
<byte 3948>
ulong value As longword
endunion sram_error_data_high (Offset 0x03A0) SRAM Error Data (High)
<byte 3952>
union sram_error_parity (Offset 0x03A8) SRAM Error Parity
<byte 3952>
{field (By field)}
<byte 3952>
lbits:8 par RW    Error parity
lbits:24 reserved0 RES   Reserved
{}
or sram_error_parity (Offset 0x03A8) SRAM Error Parity
<byte 3952>
ulong value As longword
endunion sram_error_parity (Offset 0x03A8) SRAM Error Parity
<byte 3956>
union sram_error_address_high (Offset 0x03F8) SRAM Error Address (High)
<byte 3956>
{field (By field)}
<byte 3956>
lbits:4 addr RW    Error Address bits[35:32] Latched upon SRAM parity error detection
lbits:28 reserved0 RES   Reserved
{}
or sram_error_address_high (Offset 0x03F8) SRAM Error Address (High)
<byte 3956>
ulong value As longword
endunion sram_error_address_high (Offset 0x03F8) SRAM Error Address (High)
<byte 3960>
union device_interrupt_cause (Offset 0x04D0) Device Interrupt Cause
<byte 3960>
{field (By field)}
<byte 3960>
lbits:1 dbursterr R/W0C Forced ECC Byte Value in Addr, Data, Parity Err Regs
lbits:1 drdyerr R/W0C Write 'forceecc' Enable (debug)
lbits:1 perr0 R/W0C Parity Error 0
lbits:1 perr1 R/W0C Parity Error 1
lbits:1 perr2 R/W0C Parity Error 2
lbits:1 perr3 R/W0C Parity Error 3
lbits:21 reserved R     Reserved
lbits:5 sel R     Type of above error captured
{}
or device_interrupt_cause (Offset 0x04D0) Device Interrupt Cause
<byte 3960>
ulong value As longword
endunion device_interrupt_cause (Offset 0x04D0) Device Interrupt Cause
<byte 3964>
union device_interrupt_mask (Offset 0x04D4) Device Interrupt Mask
<byte 3964>
{field (By field)}
<byte 3964>
lbits:1 dbursterr R/W0C Forced ECC Byte Value in Addr, Data, Parity Err Regs
lbits:1 drdyerr R/W0C Write 'forceecc' Enable (debug)
lbits:1 perr0 R/W0C Parity Error 0
lbits:1 perr1 R/W0C Parity Error 1
lbits:1 perr2 R/W0C Parity Error 2
lbits:1 perr3 R/W0C Parity Error 3
lbits:21 reserved R     Reserved
lbits:5 sel R     Type of above error captured
{}
or device_interrupt_mask (Offset 0x04D4) Device Interrupt Mask
<byte 3964>
ulong value As longword
endunion device_interrupt_mask (Offset 0x04D4) Device Interrupt Mask
<byte 3968>
union device_error_address (Offset 0x04D8) Device Error Address
<byte 3968>
{field (By field)}
<byte 3968>
lbits:32 addr RW    Latched Address Upon Device Error Condition
{}
or device_error_address (Offset 0x04D8) Device Error Address
<byte 3968>
ulong value As longword
endunion device_error_address (Offset 0x04D8) Device Error Address
<byte 3972>
union device_error_data (Offset 0x04DC) Device Error Data
<byte 3972>
{field (By field)}
<byte 3972>
lbits:32 data RW    Latched data upon parity error detection
{}
or device_error_data (Offset 0x04DC) Device Error Data
<byte 3972>
ulong value As longword
endunion device_error_data (Offset 0x04DC) Device Error Data
<byte 3976>
union device_error_parity (Offset 0x04E0) Device Error Parity
<byte 3976>
{field (By field)}
<byte 3976>
lbits:4 par RW    Latched parity upon parity error detection
lbits:28 reserved0 RES   Reserved, read only
{}
or device_error_parity (Offset 0x04E0) Device Error Parity
<byte 3976>
ulong value As longword
endunion device_error_parity (Offset 0x04E0) Device Error Parity
<byte 3980>
union idma_interrupt_cause (Offset 0x08C0) IDMA Interrupt Cause
<byte 3980>
{field (By field)}
<byte 3980>
lbits:1 dmacmplt0 R/W0C Channel 0 DMA Complete
lbits:1 addrmiss0 R/W0C Channel 0 Address Miss, Failed Decode
lbits:1 accprot0 R/W0C Channel 0 Access Protect Violation
lbits:1 wrprot0 R/W0C Channel 0 Write Protect Violation
lbits:1 own0 R/W0C Channel 0 Descriptor Ownership Violation
lbits:3 reserved0 R     Reserved
lbits:1 dmacmplt1 R/W0C Channel 1 DMA Complete
lbits:1 addrmiss1 R/W0C Channel 1 Address Miss, Failed Decode
lbits:1 accprot1 R/W0C Channel 1 Access Protect Violation
lbits:1 wrprot1 R/W0C Channel 1 Write Protect Violation
lbits:1 own1 R/W0C Channel 1 Descriptor Ownership Violation
lbits:3 reserved1 R     Reserved
lbits:1 dmacmplt2 R/W0C Channel 2 DMA Complete
lbits:1 addrmiss2 R/W0C Channel 2 Address Miss, Failed Decode
lbits:1 accprot2 R/W0C Channel 2 Access Protect Violation
lbits:1 wrprot2 R/W0C Channel 2 Write Protect Violation
lbits:1 own2 R/W0C Channel 2 Descriptor Ownership Violation
lbits:3 reserved2 R     Reserved
lbits:1 dmacmplt3 R/W0C Channel 3 DMA Complete
lbits:1 addrmiss3 R/W0C Channel 3 Address Miss, Failed Decode
lbits:1 accprot3 R/W0C Channel 3 Access Protect Violation
lbits:1 wrprot3 R/W0C Channel 3 Write Protect Violation
lbits:1 own3 R/W0C Channel 3 Descriptor Ownership Violation
lbits:3 reserved3 R     Reserved
{}
or idma_interrupt_cause (Offset 0x08C0) IDMA Interrupt Cause
<byte 3980>
ulong value As longword
endunion idma_interrupt_cause (Offset 0x08C0) IDMA Interrupt Cause
<byte 3984>
union idma_interrupt_mask (Offset 0x08C4) IDMA Interrupt Mask
<byte 3984>
{field (By field)}
<byte 3984>
lbits:1 dmacmplt0 R/W0C Channel 0 DMA Complete
lbits:1 addrmiss0 R/W0C Channel 0 Address Miss, Failed Decode
lbits:1 accprot0 R/W0C Channel 0 Access Protect Violation
lbits:1 wrprot0 R/W0C Channel 0 Write Protect Violation
lbits:1 own0 R/W0C Channel 0 Descriptor Ownership Violation
lbits:3 reserved0 R     Reserved
lbits:1 dmacmplt1 R/W0C Channel 1 DMA Complete
lbits:1 addrmiss1 R/W0C Channel 1 Address Miss, Failed Decode
lbits:1 accprot1 R/W0C Channel 1 Access Protect Violation
lbits:1 wrprot1 R/W0C Channel 1 Write Protect Violation
lbits:1 own1 R/W0C Channel 1 Descriptor Ownership Violation
lbits:3 reserved1 R     Reserved
lbits:1 dmacmplt2 R/W0C Channel 2 DMA Complete
lbits:1 addrmiss2 R/W0C Channel 2 Address Miss, Failed Decode
lbits:1 accprot2 R/W0C Channel 2 Access Protect Violation
lbits:1 wrprot2 R/W0C Channel 2 Write Protect Violation
lbits:1 own2 R/W0C Channel 2 Descriptor Ownership Violation
lbits:3 reserved2 R     Reserved
lbits:1 dmacmplt3 R/W0C Channel 3 DMA Complete
lbits:1 addrmiss3 R/W0C Channel 3 Address Miss, Failed Decode
lbits:1 accprot3 R/W0C Channel 3 Access Protect Violation
lbits:1 wrprot3 R/W0C Channel 3 Write Protect Violation
lbits:1 own3 R/W0C Channel 3 Descriptor Ownership Violation
lbits:3 reserved3 R     Reserved
{}
or idma_interrupt_mask (Offset 0x08C4) IDMA Interrupt Mask
<byte 3984>
ulong value As longword
endunion idma_interrupt_mask (Offset 0x08C4) IDMA Interrupt Mask
<byte 3988>
union idma_error_address (Offset 0x08C8) IDMA Error Address
<byte 3988>
{field (By field)}
<byte 3988>
lbits:32 erraddr RW    Bits[31:0] of Error Address
{}
or idma_error_address (Offset 0x08C8) IDMA Error Address
<byte 3988>
ulong value As longword
endunion idma_error_address (Offset 0x08C8) IDMA Error Address
<byte 3992>
union sdram_error_data_high (Offset 0x1440) SDRAM Error Data (High)
<byte 3992>
{field (By field)}
<byte 3992>
lbits:32 eccdata RW    Sampled 32 high bits of the last data with ECC error
{}
or sdram_error_data_high (Offset 0x1440) SDRAM Error Data (High)
<byte 3992>
ulong value As longword
endunion sdram_error_data_high (Offset 0x1440) SDRAM Error Data (High)
<byte 3996>
union sdram_error_data_low (Offset 0x1444) SDRAM Error Data (Low)
<byte 3996>
{field (By field)}
<byte 3996>
lbits:32 eccdata RW    Sampled 32 low bits of the last data with ECC error
{}
or sdram_error_data_low (Offset 0x1444) SDRAM Error Data (Low)
<byte 3996>
ulong value As longword
endunion sdram_error_data_low (Offset 0x1444) SDRAM Error Data (Low)
<byte 4000>
union sdram_received_ecc (Offset 0x1448) SDRAM Received ECC
<byte 4000>
{field (By field)}
<byte 4000>
lbits:8 eccreg RW    ECC code being read from SDRAM
lbits:24 reserved0 RES   Reserved
{}
or sdram_received_ecc (Offset 0x1448) SDRAM Received ECC
<byte 4000>
ulong value As longword
endunion sdram_received_ecc (Offset 0x1448) SDRAM Received ECC
<byte 4004>
union sdram_calculated_ecc (Offset 0x144C) SDRAM Calculated ECC
<byte 4004>
{field (By field)}
<byte 4004>
lbits:8 ecccalc RW    ECC code calculated by Dunit
lbits:24 reserved0 RES   Reserved
{}
or sdram_calculated_ecc (Offset 0x144C) SDRAM Calculated ECC
<byte 4004>
ulong value As longword
endunion sdram_calculated_ecc (Offset 0x144C) SDRAM Calculated ECC
<byte 4008>
union sdram_error_address (Offset 0x1450) SDRAM Error Address
<byte 4008>
{field (By field        /* NOTE: WOC just clears the dramerr)}
<byte 4008>
lbits:1 errtype R/W0C Err Type (0=CDEs>limit, 1=UDE)
lbits:2 bank R/W0C DIMM Bank (0-3)
lbits:29 eccaddr R/W0C Address of Error [31:3] (NOTE: Atlantis spec. error, Table 303--indicates this field is 30 bits [31:2]; changed to 29 bits [31:3])
{}
or sdram_error_address (Offset 0x1450) SDRAM Error Address
<byte 4008>
ulong value As longword /*       bit in the lower cause reg.
endunion sdram_error_address (Offset 0x1450) SDRAM Error Address
<byte 4012>
union sdram_ecc_control (Offset 0x1454) SDRAM ECC Control
<byte 4012>
{field (By field)}
<byte 4012>
lbits:8 forceecc R/W   Forced ECC Byte Value
lbits:1 forceeccen R/W   Write 'forceecc' Enable (debug)
lbits:1 perrpropen R/W   Propagate PERR to ECC mem. Err
lbits:6 reserved2 R     Reserved
lbits:8 threcc R/W   Threshold for reporting CDEs
lbits:8 reserved1 R     Reserved
{}
or sdram_ecc_control (Offset 0x1454) SDRAM ECC Control
<byte 4012>
ulong value As longword
endunion sdram_ecc_control (Offset 0x1454) SDRAM ECC Control
<byte 4016>
union sdram_ecc_counter (Offset 0x1458) SDRAM ECC Counter
<byte 4016>
{field (By field)}
<byte 4016>
lbits:32 count R     Number of single bit ECC errors detected
{}
or sdram_ecc_counter (Offset 0x1458) SDRAM ECC Counter
<byte 4016>
ulong value As longword
endunion sdram_ecc_counter (Offset 0x1458) SDRAM ECC Counter
{}
<byte 4020>
{decoder (Decoder)}
<byte 4020>
{rsvd (03 Reserved)}
<byte 4020>
utiny value 
{}
<byte 4021>
union gpo_c 02 GPO C: Enet Card Reset..
<byte 4021>
{field (By field)}
<byte 4021>
tbits:7 rsvd R     Reserved
tbits:1 enet_card_rst R/W   Ethernet Card Reset
{}
or gpo_c 02 GPO C: Enet Card Reset..
<byte 4021>
utiny value As utiny
endunion gpo_c 02 GPO C: Enet Card Reset..
<byte 4022>
union gpi 01 GPI B: Module Type..
<byte 4022>
{field (By field)}
<byte 4022>
tbits:4 mod_type R     Module Type
tbits:3 rsvd R     Reserved
tbits:1 enet_gpi R/W   Ethernet Card GPI
{}
or gpi 01 GPI B: Module Type..
<byte 4022>
utiny value As utiny
endunion gpi 01 GPI B: Module Type..
<byte 4023>
union mod_rev 00 GPI A: Module Revision
<byte 4023>
{field (By field)}
<byte 4023>
tbits:3 rev R     Revision
tbits:5 eco_level R     ECO Level
{}
or mod_rev 00 GPI A: Module Revision
<byte 4023>
utiny value As utiny
endunion mod_rev 00 GPI A: Module Revision
<byte 4024>
{rsvd1[1] (06-FC Reserved)}
<byte 4024>
utiny value 
{}
<byte 4025>
{rsvd1[0] (06-FC Reserved)}
<byte 4025>
utiny value 
{}
<byte 4026>
union gpo_bstat1 05 GPO E: Boot Status LEDs..
<byte 4026>
{field (By field)}
<byte 4026>
tbits:1 led8 R/W   Boot Status LED 8
tbits:1 led9 R/W   Boot Status LED 9
tbits:6 rsvd R     Reserved
{}
or gpo_bstat1 05 GPO E: Boot Status LEDs..
<byte 4026>
utiny value As utiny
endunion gpo_bstat1 05 GPO E: Boot Status LEDs..
<byte 4027>
union bstat0 04 GPO D: Boot Status LEDs
<byte 4027>
{field (By field)}
<byte 4027>
tbits:1 led0 R/W   Boot Status LED 8
tbits:1 led1 R/W   Boot Status LED 9
tbits:1 led2 R/W   Boot Status LED 9
tbits:1 led3 R/W   Boot Status LED 9
tbits:1 led4 R/W   Boot Status LED 9
tbits:1 led5 R/W   Boot Status LED 9
tbits:1 led6 R/W   Boot Status LED 9
tbits:1 led7 R/W   Boot Status LED 9
{}
or bstat0 04 GPO D: Boot Status LEDs
<byte 4027>
utiny value As utiny
endunion bstat0 04 GPO D: Boot Status LEDs
<byte 4028>
{rsvd1[5] (06-FC Reserved)}
<byte 4028>
utiny value 
{}
<byte 4029>
{rsvd1[4] (06-FC Reserved)}
<byte 4029>
utiny value 
{}
<byte 4030>
{rsvd1[3] (06-FC Reserved)}
<byte 4030>
utiny value 
{}
<byte 4031>
{rsvd1[2] (06-FC Reserved)}
<byte 4031>
utiny value 
{}
<byte 4032>
{rsvd1[9] (06-FC Reserved)}
<byte 4032>
utiny value 
{}
<byte 4033>
{rsvd1[8] (06-FC Reserved)}
<byte 4033>
utiny value 
{}
<byte 4034>
{rsvd1[7] (06-FC Reserved)}
<byte 4034>
utiny value 
{}
<byte 4035>
{rsvd1[6] (06-FC Reserved)}
<byte 4035>
utiny value 
{}
<byte 4036>
{rsvd1[13] (06-FC Reserved)}
<byte 4036>
utiny value 
{}
<byte 4037>
{rsvd1[12] (06-FC Reserved)}
<byte 4037>
utiny value 
{}
<byte 4038>
{rsvd1[11] (06-FC Reserved)}
<byte 4038>
utiny value 
{}
<byte 4039>
{rsvd1[10] (06-FC Reserved)}
<byte 4039>
utiny value 
{}
<byte 4040>
{rsvd1[17] (06-FC Reserved)}
<byte 4040>
utiny value 
{}
<byte 4041>
{rsvd1[16] (06-FC Reserved)}
<byte 4041>
utiny value 
{}
<byte 4042>
{rsvd1[15] (06-FC Reserved)}
<byte 4042>
utiny value 
{}
<byte 4043>
{rsvd1[14] (06-FC Reserved)}
<byte 4043>
utiny value 
{}
<byte 4044>
{rsvd1[21] (06-FC Reserved)}
<byte 4044>
utiny value 
{}
<byte 4045>
{rsvd1[20] (06-FC Reserved)}
<byte 4045>
utiny value 
{}
<byte 4046>
{rsvd1[19] (06-FC Reserved)}
<byte 4046>
utiny value 
{}
<byte 4047>
{rsvd1[18] (06-FC Reserved)}
<byte 4047>
utiny value 
{}
<byte 4048>
{rsvd1[25] (06-FC Reserved)}
<byte 4048>
utiny value 
{}
<byte 4049>
{rsvd1[24] (06-FC Reserved)}
<byte 4049>
utiny value 
{}
<byte 4050>
{rsvd1[23] (06-FC Reserved)}
<byte 4050>
utiny value 
{}
<byte 4051>
{rsvd1[22] (06-FC Reserved)}
<byte 4051>
utiny value 
{}
<byte 4052>
{rsvd1[29] (06-FC Reserved)}
<byte 4052>
utiny value 
{}
<byte 4053>
{rsvd1[28] (06-FC Reserved)}
<byte 4053>
utiny value 
{}
<byte 4054>
{rsvd1[27] (06-FC Reserved)}
<byte 4054>
utiny value 
{}
<byte 4055>
{rsvd1[26] (06-FC Reserved)}
<byte 4055>
utiny value 
{}
<byte 4056>
{rsvd1[33] (06-FC Reserved)}
<byte 4056>
utiny value 
{}
<byte 4057>
{rsvd1[32] (06-FC Reserved)}
<byte 4057>
utiny value 
{}
<byte 4058>
{rsvd1[31] (06-FC Reserved)}
<byte 4058>
utiny value 
{}
<byte 4059>
{rsvd1[30] (06-FC Reserved)}
<byte 4059>
utiny value 
{}
<byte 4060>
{rsvd1[37] (06-FC Reserved)}
<byte 4060>
utiny value 
{}
<byte 4061>
{rsvd1[36] (06-FC Reserved)}
<byte 4061>
utiny value 
{}
<byte 4062>
{rsvd1[35] (06-FC Reserved)}
<byte 4062>
utiny value 
{}
<byte 4063>
{rsvd1[34] (06-FC Reserved)}
<byte 4063>
utiny value 
{}
<byte 4064>
{rsvd1[41] (06-FC Reserved)}
<byte 4064>
utiny value 
{}
<byte 4065>
{rsvd1[40] (06-FC Reserved)}
<byte 4065>
utiny value 
{}
<byte 4066>
{rsvd1[39] (06-FC Reserved)}
<byte 4066>
utiny value 
{}
<byte 4067>
{rsvd1[38] (06-FC Reserved)}
<byte 4067>
utiny value 
{}
<byte 4068>
{rsvd1[45] (06-FC Reserved)}
<byte 4068>
utiny value 
{}
<byte 4069>
{rsvd1[44] (06-FC Reserved)}
<byte 4069>
utiny value 
{}
<byte 4070>
{rsvd1[43] (06-FC Reserved)}
<byte 4070>
utiny value 
{}
<byte 4071>
{rsvd1[42] (06-FC Reserved)}
<byte 4071>
utiny value 
{}
<byte 4072>
{rsvd1[49] (06-FC Reserved)}
<byte 4072>
utiny value 
{}
<byte 4073>
{rsvd1[48] (06-FC Reserved)}
<byte 4073>
utiny value 
{}
<byte 4074>
{rsvd1[47] (06-FC Reserved)}
<byte 4074>
utiny value 
{}
<byte 4075>
{rsvd1[46] (06-FC Reserved)}
<byte 4075>
utiny value 
{}
<byte 4076>
{rsvd1[53] (06-FC Reserved)}
<byte 4076>
utiny value 
{}
<byte 4077>
{rsvd1[52] (06-FC Reserved)}
<byte 4077>
utiny value 
{}
<byte 4078>
{rsvd1[51] (06-FC Reserved)}
<byte 4078>
utiny value 
{}
<byte 4079>
{rsvd1[50] (06-FC Reserved)}
<byte 4079>
utiny value 
{}
<byte 4080>
{rsvd1[57] (06-FC Reserved)}
<byte 4080>
utiny value 
{}
<byte 4081>
{rsvd1[56] (06-FC Reserved)}
<byte 4081>
utiny value 
{}
<byte 4082>
{rsvd1[55] (06-FC Reserved)}
<byte 4082>
utiny value 
{}
<byte 4083>
{rsvd1[54] (06-FC Reserved)}
<byte 4083>
utiny value 
{}
<byte 4084>
{rsvd1[61] (06-FC Reserved)}
<byte 4084>
utiny value 
{}
<byte 4085>
{rsvd1[60] (06-FC Reserved)}
<byte 4085>
utiny value 
{}
<byte 4086>
{rsvd1[59] (06-FC Reserved)}
<byte 4086>
utiny value 
{}
<byte 4087>
{rsvd1[58] (06-FC Reserved)}
<byte 4087>
utiny value 
{}
<byte 4088>
{rsvd1[65] (06-FC Reserved)}
<byte 4088>
utiny value 
{}
<byte 4089>
{rsvd1[64] (06-FC Reserved)}
<byte 4089>
utiny value 
{}
<byte 4090>
{rsvd1[63] (06-FC Reserved)}
<byte 4090>
utiny value 
{}
<byte 4091>
{rsvd1[62] (06-FC Reserved)}
<byte 4091>
utiny value 
{}
<byte 4092>
{rsvd1[69] (06-FC Reserved)}
<byte 4092>
utiny value 
{}
<byte 4093>
{rsvd1[68] (06-FC Reserved)}
<byte 4093>
utiny value 
{}
<byte 4094>
{rsvd1[67] (06-FC Reserved)}
<byte 4094>
utiny value 
{}
<byte 4095>
{rsvd1[66] (06-FC Reserved)}
<byte 4095>
utiny value 
{}
<byte 4096>
{rsvd1[73] (06-FC Reserved)}
<byte 4096>
utiny value 
{}
<byte 4097>
{rsvd1[72] (06-FC Reserved)}
<byte 4097>
utiny value 
{}
<byte 4098>
{rsvd1[71] (06-FC Reserved)}
<byte 4098>
utiny value 
{}
<byte 4099>
{rsvd1[70] (06-FC Reserved)}
<byte 4099>
utiny value 
{}
<byte 4100>
{rsvd1[77] (06-FC Reserved)}
<byte 4100>
utiny value 
{}
<byte 4101>
{rsvd1[76] (06-FC Reserved)}
<byte 4101>
utiny value 
{}
<byte 4102>
{rsvd1[75] (06-FC Reserved)}
<byte 4102>
utiny value 
{}
<byte 4103>
{rsvd1[74] (06-FC Reserved)}
<byte 4103>
utiny value 
{}
<byte 4104>
{rsvd1[81] (06-FC Reserved)}
<byte 4104>
utiny value 
{}
<byte 4105>
{rsvd1[80] (06-FC Reserved)}
<byte 4105>
utiny value 
{}
<byte 4106>
{rsvd1[79] (06-FC Reserved)}
<byte 4106>
utiny value 
{}
<byte 4107>
{rsvd1[78] (06-FC Reserved)}
<byte 4107>
utiny value 
{}
<byte 4108>
{rsvd1[85] (06-FC Reserved)}
<byte 4108>
utiny value 
{}
<byte 4109>
{rsvd1[84] (06-FC Reserved)}
<byte 4109>
utiny value 
{}
<byte 4110>
{rsvd1[83] (06-FC Reserved)}
<byte 4110>
utiny value 
{}
<byte 4111>
{rsvd1[82] (06-FC Reserved)}
<byte 4111>
utiny value 
{}
<byte 4112>
{rsvd1[89] (06-FC Reserved)}
<byte 4112>
utiny value 
{}
<byte 4113>
{rsvd1[88] (06-FC Reserved)}
<byte 4113>
utiny value 
{}
<byte 4114>
{rsvd1[87] (06-FC Reserved)}
<byte 4114>
utiny value 
{}
<byte 4115>
{rsvd1[86] (06-FC Reserved)}
<byte 4115>
utiny value 
{}
<byte 4116>
{rsvd1[93] (06-FC Reserved)}
<byte 4116>
utiny value 
{}
<byte 4117>
{rsvd1[92] (06-FC Reserved)}
<byte 4117>
utiny value 
{}
<byte 4118>
{rsvd1[91] (06-FC Reserved)}
<byte 4118>
utiny value 
{}
<byte 4119>
{rsvd1[90] (06-FC Reserved)}
<byte 4119>
utiny value 
{}
<byte 4120>
{rsvd1[97] (06-FC Reserved)}
<byte 4120>
utiny value 
{}
<byte 4121>
{rsvd1[96] (06-FC Reserved)}
<byte 4121>
utiny value 
{}
<byte 4122>
{rsvd1[95] (06-FC Reserved)}
<byte 4122>
utiny value 
{}
<byte 4123>
{rsvd1[94] (06-FC Reserved)}
<byte 4123>
utiny value 
{}
<byte 4124>
{rsvd1[101] (06-FC Reserved)}
<byte 4124>
utiny value 
{}
<byte 4125>
{rsvd1[100] (06-FC Reserved)}
<byte 4125>
utiny value 
{}
<byte 4126>
{rsvd1[99] (06-FC Reserved)}
<byte 4126>
utiny value 
{}
<byte 4127>
{rsvd1[98] (06-FC Reserved)}
<byte 4127>
utiny value 
{}
<byte 4128>
{rsvd1[105] (06-FC Reserved)}
<byte 4128>
utiny value 
{}
<byte 4129>
{rsvd1[104] (06-FC Reserved)}
<byte 4129>
utiny value 
{}
<byte 4130>
{rsvd1[103] (06-FC Reserved)}
<byte 4130>
utiny value 
{}
<byte 4131>
{rsvd1[102] (06-FC Reserved)}
<byte 4131>
utiny value 
{}
<byte 4132>
{rsvd1[109] (06-FC Reserved)}
<byte 4132>
utiny value 
{}
<byte 4133>
{rsvd1[108] (06-FC Reserved)}
<byte 4133>
utiny value 
{}
<byte 4134>
{rsvd1[107] (06-FC Reserved)}
<byte 4134>
utiny value 
{}
<byte 4135>
{rsvd1[106] (06-FC Reserved)}
<byte 4135>
utiny value 
{}
<byte 4136>
{rsvd1[113] (06-FC Reserved)}
<byte 4136>
utiny value 
{}
<byte 4137>
{rsvd1[112] (06-FC Reserved)}
<byte 4137>
utiny value 
{}
<byte 4138>
{rsvd1[111] (06-FC Reserved)}
<byte 4138>
utiny value 
{}
<byte 4139>
{rsvd1[110] (06-FC Reserved)}
<byte 4139>
utiny value 
{}
<byte 4140>
{rsvd1[117] (06-FC Reserved)}
<byte 4140>
utiny value 
{}
<byte 4141>
{rsvd1[116] (06-FC Reserved)}
<byte 4141>
utiny value 
{}
<byte 4142>
{rsvd1[115] (06-FC Reserved)}
<byte 4142>
utiny value 
{}
<byte 4143>
{rsvd1[114] (06-FC Reserved)}
<byte 4143>
utiny value 
{}
<byte 4144>
{rsvd1[121] (06-FC Reserved)}
<byte 4144>
utiny value 
{}
<byte 4145>
{rsvd1[120] (06-FC Reserved)}
<byte 4145>
utiny value 
{}
<byte 4146>
{rsvd1[119] (06-FC Reserved)}
<byte 4146>
utiny value 
{}
<byte 4147>
{rsvd1[118] (06-FC Reserved)}
<byte 4147>
utiny value 
{}
<byte 4148>
{rsvd1[125] (06-FC Reserved)}
<byte 4148>
utiny value 
{}
<byte 4149>
{rsvd1[124] (06-FC Reserved)}
<byte 4149>
utiny value 
{}
<byte 4150>
{rsvd1[123] (06-FC Reserved)}
<byte 4150>
utiny value 
{}
<byte 4151>
{rsvd1[122] (06-FC Reserved)}
<byte 4151>
utiny value 
{}
<byte 4152>
{rsvd1[129] (06-FC Reserved)}
<byte 4152>
utiny value 
{}
<byte 4153>
{rsvd1[128] (06-FC Reserved)}
<byte 4153>
utiny value 
{}
<byte 4154>
{rsvd1[127] (06-FC Reserved)}
<byte 4154>
utiny value 
{}
<byte 4155>
{rsvd1[126] (06-FC Reserved)}
<byte 4155>
utiny value 
{}
<byte 4156>
{rsvd1[133] (06-FC Reserved)}
<byte 4156>
utiny value 
{}
<byte 4157>
{rsvd1[132] (06-FC Reserved)}
<byte 4157>
utiny value 
{}
<byte 4158>
{rsvd1[131] (06-FC Reserved)}
<byte 4158>
utiny value 
{}
<byte 4159>
{rsvd1[130] (06-FC Reserved)}
<byte 4159>
utiny value 
{}
<byte 4160>
{rsvd1[137] (06-FC Reserved)}
<byte 4160>
utiny value 
{}
<byte 4161>
{rsvd1[136] (06-FC Reserved)}
<byte 4161>
utiny value 
{}
<byte 4162>
{rsvd1[135] (06-FC Reserved)}
<byte 4162>
utiny value 
{}
<byte 4163>
{rsvd1[134] (06-FC Reserved)}
<byte 4163>
utiny value 
{}
<byte 4164>
{rsvd1[141] (06-FC Reserved)}
<byte 4164>
utiny value 
{}
<byte 4165>
{rsvd1[140] (06-FC Reserved)}
<byte 4165>
utiny value 
{}
<byte 4166>
{rsvd1[139] (06-FC Reserved)}
<byte 4166>
utiny value 
{}
<byte 4167>
{rsvd1[138] (06-FC Reserved)}
<byte 4167>
utiny value 
{}
<byte 4168>
{rsvd1[145] (06-FC Reserved)}
<byte 4168>
utiny value 
{}
<byte 4169>
{rsvd1[144] (06-FC Reserved)}
<byte 4169>
utiny value 
{}
<byte 4170>
{rsvd1[143] (06-FC Reserved)}
<byte 4170>
utiny value 
{}
<byte 4171>
{rsvd1[142] (06-FC Reserved)}
<byte 4171>
utiny value 
{}
<byte 4172>
{rsvd1[149] (06-FC Reserved)}
<byte 4172>
utiny value 
{}
<byte 4173>
{rsvd1[148] (06-FC Reserved)}
<byte 4173>
utiny value 
{}
<byte 4174>
{rsvd1[147] (06-FC Reserved)}
<byte 4174>
utiny value 
{}
<byte 4175>
{rsvd1[146] (06-FC Reserved)}
<byte 4175>
utiny value 
{}
<byte 4176>
{rsvd1[153] (06-FC Reserved)}
<byte 4176>
utiny value 
{}
<byte 4177>
{rsvd1[152] (06-FC Reserved)}
<byte 4177>
utiny value 
{}
<byte 4178>
{rsvd1[151] (06-FC Reserved)}
<byte 4178>
utiny value 
{}
<byte 4179>
{rsvd1[150] (06-FC Reserved)}
<byte 4179>
utiny value 
{}
<byte 4180>
{rsvd1[157] (06-FC Reserved)}
<byte 4180>
utiny value 
{}
<byte 4181>
{rsvd1[156] (06-FC Reserved)}
<byte 4181>
utiny value 
{}
<byte 4182>
{rsvd1[155] (06-FC Reserved)}
<byte 4182>
utiny value 
{}
<byte 4183>
{rsvd1[154] (06-FC Reserved)}
<byte 4183>
utiny value 
{}
<byte 4184>
{rsvd1[161] (06-FC Reserved)}
<byte 4184>
utiny value 
{}
<byte 4185>
{rsvd1[160] (06-FC Reserved)}
<byte 4185>
utiny value 
{}
<byte 4186>
{rsvd1[159] (06-FC Reserved)}
<byte 4186>
utiny value 
{}
<byte 4187>
{rsvd1[158] (06-FC Reserved)}
<byte 4187>
utiny value 
{}
<byte 4188>
{rsvd1[165] (06-FC Reserved)}
<byte 4188>
utiny value 
{}
<byte 4189>
{rsvd1[164] (06-FC Reserved)}
<byte 4189>
utiny value 
{}
<byte 4190>
{rsvd1[163] (06-FC Reserved)}
<byte 4190>
utiny value 
{}
<byte 4191>
{rsvd1[162] (06-FC Reserved)}
<byte 4191>
utiny value 
{}
<byte 4192>
{rsvd1[169] (06-FC Reserved)}
<byte 4192>
utiny value 
{}
<byte 4193>
{rsvd1[168] (06-FC Reserved)}
<byte 4193>
utiny value 
{}
<byte 4194>
{rsvd1[167] (06-FC Reserved)}
<byte 4194>
utiny value 
{}
<byte 4195>
{rsvd1[166] (06-FC Reserved)}
<byte 4195>
utiny value 
{}
<byte 4196>
{rsvd1[173] (06-FC Reserved)}
<byte 4196>
utiny value 
{}
<byte 4197>
{rsvd1[172] (06-FC Reserved)}
<byte 4197>
utiny value 
{}
<byte 4198>
{rsvd1[171] (06-FC Reserved)}
<byte 4198>
utiny value 
{}
<byte 4199>
{rsvd1[170] (06-FC Reserved)}
<byte 4199>
utiny value 
{}
<byte 4200>
{rsvd1[177] (06-FC Reserved)}
<byte 4200>
utiny value 
{}
<byte 4201>
{rsvd1[176] (06-FC Reserved)}
<byte 4201>
utiny value 
{}
<byte 4202>
{rsvd1[175] (06-FC Reserved)}
<byte 4202>
utiny value 
{}
<byte 4203>
{rsvd1[174] (06-FC Reserved)}
<byte 4203>
utiny value 
{}
<byte 4204>
{rsvd1[181] (06-FC Reserved)}
<byte 4204>
utiny value 
{}
<byte 4205>
{rsvd1[180] (06-FC Reserved)}
<byte 4205>
utiny value 
{}
<byte 4206>
{rsvd1[179] (06-FC Reserved)}
<byte 4206>
utiny value 
{}
<byte 4207>
{rsvd1[178] (06-FC Reserved)}
<byte 4207>
utiny value 
{}
<byte 4208>
{rsvd1[185] (06-FC Reserved)}
<byte 4208>
utiny value 
{}
<byte 4209>
{rsvd1[184] (06-FC Reserved)}
<byte 4209>
utiny value 
{}
<byte 4210>
{rsvd1[183] (06-FC Reserved)}
<byte 4210>
utiny value 
{}
<byte 4211>
{rsvd1[182] (06-FC Reserved)}
<byte 4211>
utiny value 
{}
<byte 4212>
{rsvd1[189] (06-FC Reserved)}
<byte 4212>
utiny value 
{}
<byte 4213>
{rsvd1[188] (06-FC Reserved)}
<byte 4213>
utiny value 
{}
<byte 4214>
{rsvd1[187] (06-FC Reserved)}
<byte 4214>
utiny value 
{}
<byte 4215>
{rsvd1[186] (06-FC Reserved)}
<byte 4215>
utiny value 
{}
<byte 4216>
{rsvd1[193] (06-FC Reserved)}
<byte 4216>
utiny value 
{}
<byte 4217>
{rsvd1[192] (06-FC Reserved)}
<byte 4217>
utiny value 
{}
<byte 4218>
{rsvd1[191] (06-FC Reserved)}
<byte 4218>
utiny value 
{}
<byte 4219>
{rsvd1[190] (06-FC Reserved)}
<byte 4219>
utiny value 
{}
<byte 4220>
{rsvd1[197] (06-FC Reserved)}
<byte 4220>
utiny value 
{}
<byte 4221>
{rsvd1[196] (06-FC Reserved)}
<byte 4221>
utiny value 
{}
<byte 4222>
{rsvd1[195] (06-FC Reserved)}
<byte 4222>
utiny value 
{}
<byte 4223>
{rsvd1[194] (06-FC Reserved)}
<byte 4223>
utiny value 
{}
<byte 4224>
{rsvd1[201] (06-FC Reserved)}
<byte 4224>
utiny value 
{}
<byte 4225>
{rsvd1[200] (06-FC Reserved)}
<byte 4225>
utiny value 
{}
<byte 4226>
{rsvd1[199] (06-FC Reserved)}
<byte 4226>
utiny value 
{}
<byte 4227>
{rsvd1[198] (06-FC Reserved)}
<byte 4227>
utiny value 
{}
<byte 4228>
{rsvd1[205] (06-FC Reserved)}
<byte 4228>
utiny value 
{}
<byte 4229>
{rsvd1[204] (06-FC Reserved)}
<byte 4229>
utiny value 
{}
<byte 4230>
{rsvd1[203] (06-FC Reserved)}
<byte 4230>
utiny value 
{}
<byte 4231>
{rsvd1[202] (06-FC Reserved)}
<byte 4231>
utiny value 
{}
<byte 4232>
{rsvd1[209] (06-FC Reserved)}
<byte 4232>
utiny value 
{}
<byte 4233>
{rsvd1[208] (06-FC Reserved)}
<byte 4233>
utiny value 
{}
<byte 4234>
{rsvd1[207] (06-FC Reserved)}
<byte 4234>
utiny value 
{}
<byte 4235>
{rsvd1[206] (06-FC Reserved)}
<byte 4235>
utiny value 
{}
<byte 4236>
{rsvd1[213] (06-FC Reserved)}
<byte 4236>
utiny value 
{}
<byte 4237>
{rsvd1[212] (06-FC Reserved)}
<byte 4237>
utiny value 
{}
<byte 4238>
{rsvd1[211] (06-FC Reserved)}
<byte 4238>
utiny value 
{}
<byte 4239>
{rsvd1[210] (06-FC Reserved)}
<byte 4239>
utiny value 
{}
<byte 4240>
{rsvd1[217] (06-FC Reserved)}
<byte 4240>
utiny value 
{}
<byte 4241>
{rsvd1[216] (06-FC Reserved)}
<byte 4241>
utiny value 
{}
<byte 4242>
{rsvd1[215] (06-FC Reserved)}
<byte 4242>
utiny value 
{}
<byte 4243>
{rsvd1[214] (06-FC Reserved)}
<byte 4243>
utiny value 
{}
<byte 4244>
{rsvd1[221] (06-FC Reserved)}
<byte 4244>
utiny value 
{}
<byte 4245>
{rsvd1[220] (06-FC Reserved)}
<byte 4245>
utiny value 
{}
<byte 4246>
{rsvd1[219] (06-FC Reserved)}
<byte 4246>
utiny value 
{}
<byte 4247>
{rsvd1[218] (06-FC Reserved)}
<byte 4247>
utiny value 
{}
<byte 4248>
{rsvd1[225] (06-FC Reserved)}
<byte 4248>
utiny value 
{}
<byte 4249>
{rsvd1[224] (06-FC Reserved)}
<byte 4249>
utiny value 
{}
<byte 4250>
{rsvd1[223] (06-FC Reserved)}
<byte 4250>
utiny value 
{}
<byte 4251>
{rsvd1[222] (06-FC Reserved)}
<byte 4251>
utiny value 
{}
<byte 4252>
{rsvd1[229] (06-FC Reserved)}
<byte 4252>
utiny value 
{}
<byte 4253>
{rsvd1[228] (06-FC Reserved)}
<byte 4253>
utiny value 
{}
<byte 4254>
{rsvd1[227] (06-FC Reserved)}
<byte 4254>
utiny value 
{}
<byte 4255>
{rsvd1[226] (06-FC Reserved)}
<byte 4255>
utiny value 
{}
<byte 4256>
{rsvd1[233] (06-FC Reserved)}
<byte 4256>
utiny value 
{}
<byte 4257>
{rsvd1[232] (06-FC Reserved)}
<byte 4257>
utiny value 
{}
<byte 4258>
{rsvd1[231] (06-FC Reserved)}
<byte 4258>
utiny value 
{}
<byte 4259>
{rsvd1[230] (06-FC Reserved)}
<byte 4259>
utiny value 
{}
<byte 4260>
{rsvd1[237] (06-FC Reserved)}
<byte 4260>
utiny value 
{}
<byte 4261>
{rsvd1[236] (06-FC Reserved)}
<byte 4261>
utiny value 
{}
<byte 4262>
{rsvd1[235] (06-FC Reserved)}
<byte 4262>
utiny value 
{}
<byte 4263>
{rsvd1[234] (06-FC Reserved)}
<byte 4263>
utiny value 
{}
<byte 4264>
{rsvd1[241] (06-FC Reserved)}
<byte 4264>
utiny value 
{}
<byte 4265>
{rsvd1[240] (06-FC Reserved)}
<byte 4265>
utiny value 
{}
<byte 4266>
{rsvd1[239] (06-FC Reserved)}
<byte 4266>
utiny value 
{}
<byte 4267>
{rsvd1[238] (06-FC Reserved)}
<byte 4267>
utiny value 
{}
<byte 4268>
{rsvd1[245] (06-FC Reserved)}
<byte 4268>
utiny value 
{}
<byte 4269>
{rsvd1[244] (06-FC Reserved)}
<byte 4269>
utiny value 
{}
<byte 4270>
{rsvd1[243] (06-FC Reserved)}
<byte 4270>
utiny value 
{}
<byte 4271>
{rsvd1[242] (06-FC Reserved)}
<byte 4271>
utiny value 
{}
<byte 4272>
{decoder_major_rev (FF Decoder Major Revision)}
<byte 4272>
utiny value 
{}
<byte 4273>
{decoder_minor_rev (FE Decoder Minor Revision)}
<byte 4273>
utiny value 
{}
<byte 4274>
{scratch (FD Scratch Register)}
<byte 4274>
utiny value 
{}
<byte 4275>
{rsvd1[246] (06-FC Reserved)}
<byte 4275>
utiny value 
{}
{}
<byte 4276>
{toyclock (DS1557 4MEG NV Y2KC Timekeeping RAM)}
<byte 4276>
union alarm_minutes Alarm Minutes Union
<byte 4276>
utiny value Alarm Minutes as byte
or alarm_minutes Alarm Minutes Union
<byte 4276>
{bits (Alarm Minutes by field)}
<byte 4276>
tbits:4 minutes 
tbits:3 ten_minutes 
tbits:1 am2 
{}
endunion alarm_minutes Alarm Minutes Union
<byte 4277>
union alarm_seconds Alarm Seconds Union
<byte 4277>
utiny value Alarm Seconds as byte
or alarm_seconds Alarm Seconds Union
<byte 4277>
{bits (Alarm Seconds by field)}
<byte 4277>
tbits:4 seconds 
tbits:3 ten_seconds 
tbits:1 am1 
{}
endunion alarm_seconds Alarm Seconds Union
<byte 4278>
utiny unused 
<byte 4279>
union flag Alarm Enable/Status and Battery Status Flags Union
<byte 4279>
utiny value Alarm Enable/Status and Battery Status Flags as byte
or flag Alarm Enable/Status and Battery Status Flags Union
<byte 4279>
{bits (Alarm Enable/Status and Battery Status Flags by field)}
<byte 4279>
tbits:4 unused2 
tbits:1 bat_low 
tbits:1 unused1 
tbits:1 alarm 
tbits:1 alarm_enable 
{}
endunion flag Alarm Enable/Status and Battery Status Flags Union
<byte 4280>
union watchdog Watchdog Timer Control Flags Union
<byte 4280>
utiny value Watchdog Timer Control Flags as byte
or watchdog Watchdog Timer Control Flags Union
<byte 4280>
{bits (Watchdog Timer Control Flags by field)}
<byte 4280>
tbits:7 multiplier 
tbits:1 steering_bit 
{}
endunion watchdog Watchdog Timer Control Flags Union
<byte 4281>
union interrupts Alarm Interrupt Enables Union
<byte 4281>
utiny value Alarm Interrupt Enables as byte
or interrupts Alarm Interrupt Enables Union
<byte 4281>
{bits (Alarm Interrupt Enables by field)}
<byte 4281>
tbits:5 unused2 
tbits:1 alarm_enable_in_bat 
tbits:1 unused1 
tbits:1 alarm_enable 
{}
endunion interrupts Alarm Interrupt Enables Union
<byte 4282>
union alarm_date Alarm Date Union
<byte 4282>
utiny value Alarm Date as byte
or alarm_date Alarm Date Union
<byte 4282>
{bits (Alarm Date by field)}
<byte 4282>
tbits:4 date 
tbits:2 ten_date 
tbits:1 unused 
tbits:1 am4 
{}
endunion alarm_date Alarm Date Union
<byte 4283>
union alarm_hours Alarm Hours Union
<byte 4283>
utiny value Alarm Hours as byte
or alarm_hours Alarm Hours Union
<byte 4283>
{alarm_hours (Alarm Hours by field)}
<byte 4283>
tbits:4 hours 
tbits:2 ten_hours 
tbits:1 unused 
tbits:1 am3 
{}
endunion alarm_hours Alarm Hours Union
<byte 4284>
union hour Hour Union
<byte 4284>
utiny value Hour as byte
or hour Hour Union
<byte 4284>
{bits (Hour by field)}
<byte 4284>
tbits:6 hour 
tbits:2 unused 
{}
endunion hour Hour Union
<byte 4285>
union minutes Minutes Union
<byte 4285>
utiny value Minutes as byte
or minutes Minutes Union
<byte 4285>
{bits (Minutes by field)}
<byte 4285>
tbits:7 minutes 
tbits:1 unused 
{}
endunion minutes Minutes Union
<byte 4286>
union seconds Seconds/Oscillator Control Union
<byte 4286>
utiny value Seconds/Oscillator Control as byte
or seconds Seconds/Oscillator Control Union
<byte 4286>
{bits (Seconds/Oscillator Control by field)}
<byte 4286>
tbits:7 seconds 
tbits:1 osc 
{}
endunion seconds Seconds/Oscillator Control Union
<byte 4287>
union control TOY Control Flags/Century Union
<byte 4287>
utiny value TOY Control Flags/Century as byte
or control TOY Control Flags/Century Union
<byte 4287>
{bits (TOY Control Flags/Century by field)}
<byte 4287>
tbits:6 century 
tbits:1 read_bit 
tbits:1 write_bit 
{}
endunion control TOY Control Flags/Century Union
<byte 4288>
utiny year Year as byte
<byte 4289>
union month Month Union
<byte 4289>
utiny value Month as byte
or month Month Union
<byte 4289>
{bits (Month by field)}
<byte 4289>
tbits:5 month 
tbits:3 unused 
{}
endunion month Month Union
<byte 4290>
union date Date Union
<byte 4290>
utiny value Date as byte
or date Date Union
<byte 4290>
{bits (Date by field)}
<byte 4290>
tbits:6 date 
tbits:2 unused 
{}
endunion date Date Union
<byte 4291>
union day Day Union
<byte 4291>
utiny value Day/Frequency Test as byte
or day Day Union
<byte 4291>
{bits (Day/Frequency Test by field)}
<byte 4291>
tbits:3 day 
tbits:3 unused2 
tbits:1 freq_test 
tbits:1 unused1 
{}
endunion day Day Union
{}
<byte 4292>
{glue (Glue register save area)}
<byte 4292>
union csr Glue CSR Registers
<byte 4292>
ulong[256] csra Glue CSR Registers As Longwords
or csr Glue CSR Registers
<byte 4292>
{csrfield (Glue CSR Registers By Field)}
<byte 4292>
{rsvd[0] (03-0F Reserved)}
<byte 4292>
utiny value 
{}
<byte 4293>
{self_reset (02 Self Reset              (0xD1))}
<byte 4293>
utiny value 
{}
<byte 4294>
union reset_in 01 Reset Inputs
<byte 4294>
{field (By field)}
<byte 4294>
tbits:1 button_self R/W   Button or Self Reset
tbits:1 kill_other R/W   Other, Kill Reset
tbits:1 rsvd1 R     Reserved
tbits:1 pwr_up R/W   Power Up Reset
tbits:1 swd R/W   SW Watchdog Reset
tbits:3 rsvd R     Reserved
{}
or reset_in 01 Reset Inputs
<byte 4294>
utiny value As utiny
endunion reset_in 01 Reset Inputs
<byte 4295>
union reset_dis 00 Reset Disables
<byte 4295>
{field (By field)}
<byte 4295>
tbits:1 button_self R/W   Button or Self Reset
tbits:1 kill_other R/W   Other, Kill Reset
tbits:1 rsvd1 R     Reserved
tbits:1 pwr_up R/W   Power Up Reset
tbits:1 swd R/W   SW Watchdog Reset
tbits:3 rsvd R     Reserved
{}
or reset_dis 00 Reset Disables
<byte 4295>
utiny value As utiny
endunion reset_dis 00 Reset Disables
<byte 4296>
{rsvd[4] (03-0F Reserved)}
<byte 4296>
utiny value 
{}
<byte 4297>
{rsvd[3] (03-0F Reserved)}
<byte 4297>
utiny value 
{}
<byte 4298>
{rsvd[2] (03-0F Reserved)}
<byte 4298>
utiny value 
{}
<byte 4299>
{rsvd[1] (03-0F Reserved)}
<byte 4299>
utiny value 
{}
<byte 4300>
{rsvd[8] (03-0F Reserved)}
<byte 4300>
utiny value 
{}
<byte 4301>
{rsvd[7] (03-0F Reserved)}
<byte 4301>
utiny value 
{}
<byte 4302>
{rsvd[6] (03-0F Reserved)}
<byte 4302>
utiny value 
{}
<byte 4303>
{rsvd[5] (03-0F Reserved)}
<byte 4303>
utiny value 
{}
<byte 4304>
{rsvd[12] (03-0F Reserved)}
<byte 4304>
utiny value 
{}
<byte 4305>
{rsvd[11] (03-0F Reserved)}
<byte 4305>
utiny value 
{}
<byte 4306>
{rsvd[10] (03-0F Reserved)}
<byte 4306>
utiny value 
{}
<byte 4307>
{rsvd[9] (03-0F Reserved)}
<byte 4307>
utiny value 
{}
<byte 4308>
{rsvd1[0] (13-21 Reserved)}
<byte 4308>
utiny value 
{}
<byte 4309>
union req 12 Request
<byte 4309>
{field (By field)}
<byte 4309>
tbits:1 devA R/W   PCIX0, Device A Req/Gnt Signal
tbits:1 devB R/W   PCIX0, Device B Req/Gnt Signal
tbits:1 sprite0 R/W   PCIX0, Sprite Req/Gnt Signal
tbits:1 devE R/W   PCIX0, Device E Req/Gnt Signal
tbits:1 devC R/W   PCIX1, Device C Req/Gnt Signal
tbits:1 devD R/W   PCIX1, Device D Req/Gnt Signal
tbits:1 sprite1 R/W   PCIX1, Sprite Req/Gnt Signal
tbits:1 rsvd R     Reserved
{}
or req 12 Request
<byte 4309>
utiny value As utiny
endunion req 12 Request
<byte 4310>
union gnt 11 Grant
<byte 4310>
{field (By field)}
<byte 4310>
tbits:1 devA R/W   PCIX0, Device A Req/Gnt Signal
tbits:1 devB R/W   PCIX0, Device B Req/Gnt Signal
tbits:1 sprite0 R/W   PCIX0, Sprite Req/Gnt Signal
tbits:1 devE R/W   PCIX0, Device E Req/Gnt Signal
tbits:1 devC R/W   PCIX1, Device C Req/Gnt Signal
tbits:1 devD R/W   PCIX1, Device D Req/Gnt Signal
tbits:1 sprite1 R/W   PCIX1, Sprite Req/Gnt Signal
tbits:1 rsvd R     Reserved
{}
or gnt 11 Grant
<byte 4310>
utiny value As utiny
endunion gnt 11 Grant
<byte 4311>
union arb 10 Arbitration Control & Status
<byte 4311>
{field (By field)}
<byte 4311>
tbits:2 ctrl0 R/W   PCIX0 Arb Control
tbits:2 state0 R     PCIX0 Arb State
tbits:2 ctrl1 R/W   PCIX1 Arb Control
tbits:2 state1 R     PCIX1 Arb State
{}
or arb 10 Arbitration Control & Status
<byte 4311>
utiny value As utiny
endunion arb 10 Arbitration Control & Status
<byte 4312>
{rsvd1[4] (13-21 Reserved)}
<byte 4312>
utiny value 
{}
<byte 4313>
{rsvd1[3] (13-21 Reserved)}
<byte 4313>
utiny value 
{}
<byte 4314>
{rsvd1[2] (13-21 Reserved)}
<byte 4314>
utiny value 
{}
<byte 4315>
{rsvd1[1] (13-21 Reserved)}
<byte 4315>
utiny value 
{}
<byte 4316>
{rsvd1[8] (13-21 Reserved)}
<byte 4316>
utiny value 
{}
<byte 4317>
{rsvd1[7] (13-21 Reserved)}
<byte 4317>
utiny value 
{}
<byte 4318>
{rsvd1[6] (13-21 Reserved)}
<byte 4318>
utiny value 
{}
<byte 4319>
{rsvd1[5] (13-21 Reserved)}
<byte 4319>
utiny value 
{}
<byte 4320>
{rsvd1[12] (13-21 Reserved)}
<byte 4320>
utiny value 
{}
<byte 4321>
{rsvd1[11] (13-21 Reserved)}
<byte 4321>
utiny value 
{}
<byte 4322>
{rsvd1[10] (13-21 Reserved)}
<byte 4322>
utiny value 
{}
<byte 4323>
{rsvd1[9] (13-21 Reserved)}
<byte 4323>
utiny value 
{}
<byte 4324>
{swd_tp (23 SW Watchdog Timer Trip Pt.)}
<byte 4324>
utiny value 
{}
<byte 4325>
{swd_ct (22 SW Watchdog Current Time)}
<byte 4325>
utiny value 
{}
<byte 4326>
{rsvd1[14] (13-21 Reserved)}
<byte 4326>
utiny value 
{}
<byte 4327>
{rsvd1[13] (13-21 Reserved)}
<byte 4327>
utiny value 
{}
<byte 4328>
{rsvd2[0] (27-3F Reserved)}
<byte 4328>
utiny value 
{}
<byte 4329>
union timer_ctrl 26 Timer Control
<byte 4329>
{field (By field)}
<byte 4329>
tbits:1 mbd_ok R/W   Driven Lo when Watchdog Expires
tbits:1 rsvd1 R     Reserved
tbits:1 ena_swd R/W   SW Watchdog Timer Enable
tbits:1 ena_ppc R/W   PPC Bus Snoop Timer Enable
tbits:3 rsvd R     Reserved
tbits:1 swd_rst R/W1R SW Watchdog Reset/Restart
{}
or timer_ctrl 26 Timer Control
<byte 4329>
utiny value As utiny
endunion timer_ctrl 26 Timer Control
<byte 4330>
{ppc_sv (25 PPC  "   "  Timer Start Value)}
<byte 4330>
utiny value 
{}
<byte 4331>
{ppc_ct (24 PPC Bus Snoop Current Value)}
<byte 4331>
utiny value 
{}
<byte 4332>
{rsvd2[4] (27-3F Reserved)}
<byte 4332>
utiny value 
{}
<byte 4333>
{rsvd2[3] (27-3F Reserved)}
<byte 4333>
utiny value 
{}
<byte 4334>
{rsvd2[2] (27-3F Reserved)}
<byte 4334>
utiny value 
{}
<byte 4335>
{rsvd2[1] (27-3F Reserved)}
<byte 4335>
utiny value 
{}
<byte 4336>
{rsvd2[8] (27-3F Reserved)}
<byte 4336>
utiny value 
{}
<byte 4337>
{rsvd2[7] (27-3F Reserved)}
<byte 4337>
utiny value 
{}
<byte 4338>
{rsvd2[6] (27-3F Reserved)}
<byte 4338>
utiny value 
{}
<byte 4339>
{rsvd2[5] (27-3F Reserved)}
<byte 4339>
utiny value 
{}
<byte 4340>
{rsvd2[12] (27-3F Reserved)}
<byte 4340>
utiny value 
{}
<byte 4341>
{rsvd2[11] (27-3F Reserved)}
<byte 4341>
utiny value 
{}
<byte 4342>
{rsvd2[10] (27-3F Reserved)}
<byte 4342>
utiny value 
{}
<byte 4343>
{rsvd2[9] (27-3F Reserved)}
<byte 4343>
utiny value 
{}
<byte 4344>
{rsvd2[16] (27-3F Reserved)}
<byte 4344>
utiny value 
{}
<byte 4345>
{rsvd2[15] (27-3F Reserved)}
<byte 4345>
utiny value 
{}
<byte 4346>
{rsvd2[14] (27-3F Reserved)}
<byte 4346>
utiny value 
{}
<byte 4347>
{rsvd2[13] (27-3F Reserved)}
<byte 4347>
utiny value 
{}
<byte 4348>
{rsvd2[20] (27-3F Reserved)}
<byte 4348>
utiny value 
{}
<byte 4349>
{rsvd2[19] (27-3F Reserved)}
<byte 4349>
utiny value 
{}
<byte 4350>
{rsvd2[18] (27-3F Reserved)}
<byte 4350>
utiny value 
{}
<byte 4351>
{rsvd2[17] (27-3F Reserved)}
<byte 4351>
utiny value 
{}
<byte 4352>
{rsvd2[24] (27-3F Reserved)}
<byte 4352>
utiny value 
{}
<byte 4353>
{rsvd2[23] (27-3F Reserved)}
<byte 4353>
utiny value 
{}
<byte 4354>
{rsvd2[22] (27-3F Reserved)}
<byte 4354>
utiny value 
{}
<byte 4355>
{rsvd2[21] (27-3F Reserved)}
<byte 4355>
utiny value 
{}
<byte 4356>
{supply_a_off (43 Supply A Turn Off      (0xA5))}
<byte 4356>
utiny value 
{}
<byte 4357>
{rsvd3 (42 Reserved)}
<byte 4357>
utiny value 
{}
<byte 4358>
{kill_other (41 Kill Other Controller  (0x37))}
<byte 4358>
utiny value 
{}
<byte 4359>
union dis_ctrl 40 Disable Control
<byte 4359>
{field (By field)}
<byte 4359>
tbits:1 ena_kill_other R/W   Kill Other Controller - Enable
tbits:1 rsvd1 R     Reserved
tbits:1 ena_ps_a_off R/W   Power Supply A Off - Enable
tbits:1 ena_ps_b_off R/W   Power Supply B Off - Enable
tbits:1 amb_ps_a_led R/W   Amber Power Supply A Failure LED  {E1}
tbits:1 amb_ps_b_led R/W   Amber Power Supply B Failure LED  {E2}
tbits:2 rsvd R     Reserved
{}
or dis_ctrl 40 Disable Control
<byte 4359>
utiny value As utiny
endunion dis_ctrl 40 Disable Control
<byte 4360>
union iic_bus_ctrl 47 Atlantis IIC Bus Control
<byte 4360>
{field (By field                              Bus:  A    B   C   D)}
<byte 4360>
tbits:3 iic_sel R/W   IIC Bus Select      {AA9, AB9, W9, Y9}
tbits:5 rsvd R     Reserved
{}
or iic_bus_ctrl 47 Atlantis IIC Bus Control
<byte 4360>
utiny value As utiny
endunion iic_bus_ctrl 47 Atlantis IIC Bus Control
<byte 4361>
{rsvdz[1] (45-46 Reserved)}
<byte 4361>
utiny value 
{}
<byte 4362>
{rsvdz[0] (45-46 Reserved)}
<byte 4362>
utiny value 
{}
<byte 4363>
{supply_b_off (44 Supply B Turn Off      (0xB5))}
<byte 4363>
utiny value 
{}
<byte 4364>
{rsvd4[3] (48-4F Reserved)}
<byte 4364>
utiny value 
{}
<byte 4365>
{rsvd4[2] (48-4F Reserved)}
<byte 4365>
utiny value 
{}
<byte 4366>
{rsvd4[1] (48-4F Reserved)}
<byte 4366>
utiny value 
{}
<byte 4367>
{rsvd4[0] (48-4F Reserved)}
<byte 4367>
utiny value 
{}
<byte 4368>
{rsvd4[7] (48-4F Reserved)}
<byte 4368>
utiny value 
{}
<byte 4369>
{rsvd4[6] (48-4F Reserved)}
<byte 4369>
utiny value 
{}
<byte 4370>
{rsvd4[5] (48-4F Reserved)}
<byte 4370>
utiny value 
{}
<byte 4371>
{rsvd4[4] (48-4F Reserved)}
<byte 4371>
utiny value 
{}
<byte 4372>
{rsvd5[2] (51-5F Reserved)}
<byte 4372>
utiny value 
{}
<byte 4373>
{rsvd5[1] (51-5F Reserved)}
<byte 4373>
utiny value 
{}
<byte 4374>
{rsvd5[0] (51-5F Reserved)}
<byte 4374>
utiny value 
{}
<byte 4375>
union int_out 50 Interrupt Out
<byte 4375>
{field (By field)}
<byte 4375>
tbits:1 other_l R/W   Int. to Other Ctrllr    (Int=0)  {V12}
tbits:1 rsvd1 R     Reserved                         {U12}
tbits:1 smi_l R/W   System Management Int.  (Int=0)   {B6}
tbits:1 mcp_l R/W   Machine Check Interrupt (Int=0)   {A6}
tbits:4 rsvd R     Reserved
{}
or int_out 50 Interrupt Out
<byte 4375>
utiny value As utiny
endunion int_out 50 Interrupt Out
<byte 4376>
{rsvd5[6] (51-5F Reserved)}
<byte 4376>
utiny value 
{}
<byte 4377>
{rsvd5[5] (51-5F Reserved)}
<byte 4377>
utiny value 
{}
<byte 4378>
{rsvd5[4] (51-5F Reserved)}
<byte 4378>
utiny value 
{}
<byte 4379>
{rsvd5[3] (51-5F Reserved)}
<byte 4379>
utiny value 
{}
<byte 4380>
{rsvd5[10] (51-5F Reserved)}
<byte 4380>
utiny value 
{}
<byte 4381>
{rsvd5[9] (51-5F Reserved)}
<byte 4381>
utiny value 
{}
<byte 4382>
{rsvd5[8] (51-5F Reserved)}
<byte 4382>
utiny value 
{}
<byte 4383>
{rsvd5[7] (51-5F Reserved)}
<byte 4383>
utiny value 
{}
<byte 4384>
{rsvd5[14] (51-5F Reserved)}
<byte 4384>
utiny value 
{}
<byte 4385>
{rsvd5[13] (51-5F Reserved)}
<byte 4385>
utiny value 
{}
<byte 4386>
{rsvd5[12] (51-5F Reserved)}
<byte 4386>
utiny value 
{}
<byte 4387>
{rsvd5[11] (51-5F Reserved)}
<byte 4387>
utiny value 
{}
<byte 4388>
union int_smi_3 63 SMI Interrupt 31:24    (Int=1)
<byte 4388>
{field (By field)}
<byte 4388>
tbits:1 dimm_dcok_3_l (NBBU) DIMM   3 DC NOT OK Int. (Int=0)  {Y22}
tbits:1 dimm_dcok_012_l (BBU) DIMM 0-2 DC NOT OK Int. (Int=0)  {Y21}
tbits:1 sdc SDC Int.                (Int=0)  {W20}
tbits:1 other Other Controller Int.   (Int=0) {AA20}
tbits:1 dx2e_f1_dir_rst DX2E F1 DIR RST         (Int=1)  {N17}
tbits:1 dx2e_f0_dir_rst DX2E F0 DIR RST         (Int=1)  {M17}
tbits:1 dx2e_intb DX2E INTB               (Int=0)  {C18}
tbits:1 dx2e_inta DX2E INTA               (Int=0)  {D18}
{}
or int_smi_3 63 SMI Interrupt 31:24    (Int=1)
<byte 4388>
utiny value As utiny
endunion int_smi_3 63 SMI Interrupt 31:24    (Int=1)
<byte 4389>
union int_smi_2 62 SMI Interrupt 23:16    (Int=1)
<byte 4389>
{field (By field)}
<byte 4389>
tbits:1 can CAN Interrupt           (Int=0)  {T22}
tbits:1 uart UART Interrupt          (Int=0)  {T21}
tbits:1 sprite1 Sprite Int. 1           (Int=0)  {V22}
tbits:1 sprite0 Sprite Int. 0           (Int=0)  {V21}
tbits:1 lcd LCD Interrupt           (Int=0)  {V20}
tbits:1 atlantis1 Atlantis CPU Int. 1     (Int=0)  {V19}
tbits:1 atlantis0 Atlantis CPU Int. 0     (Int=0)  {W22}
tbits:1 rtc Real Time Clock         (Int=0)  {W21}
{}
or int_smi_2 62 SMI Interrupt 23:16    (Int=1)
<byte 4389>
utiny value As utiny
endunion int_smi_2 62 SMI Interrupt 23:16    (Int=1)
<byte 4390>
union int_smi_1 61 SMI Interrupt 15:08    (Int=1)
<byte 4390>
{field (By field)}
<byte 4390>
tbits:1 dx2d_intb DX2D INTB               (Int=0)  {P20}
tbits:1 dx2d_inta DX2D INTA               (Int=0)  {P19}
tbits:1 dx2c_intb DX2C INTB               (Int=0)  {R22}
tbits:1 dx2c_inta DX2C INTA               (Int=0)  {R21}
tbits:1 dx2b_intb DX2B INTB               (Int=0)  {R20}
tbits:1 dx2b_inta DX2B INTA               (Int=0)  {R19}
tbits:1 dx2a_intb DX2A INTB               (Int=0)  {R18}
tbits:1 dx2a_inta DX2A INTA               (Int=0)  {P17}
{}
or int_smi_1 61 SMI Interrupt 15:08    (Int=1)
<byte 4390>
utiny value As utiny
endunion int_smi_1 61 SMI Interrupt 15:08    (Int=1)
<byte 4391>
union int_smi_0 60 SMI Interrupt 07:00    (Int=1)
<byte 4391>
{field (By field)}
<byte 4391>
tbits:1 dx2d_f1_dir_rst DX2D F1 DIR RST         (Int=1)  {N22}
tbits:1 dx2d_f0_dir_rst DX2D F0 DIR RST         (Int=1)  {N21}
tbits:1 dx2c_f1_dir_rst DX2C F1 DIR RST         (Int=1)  {N20}
tbits:1 dx2c_f0_dir_rst DX2C F0 DIR RST         (Int=1)  {N19}
tbits:1 dx2b_f1_dir_rst DX2B F1 DIR RST         (Int=1)  {N18}
tbits:1 dx2b_f0_dir_rst DX2B F0 DIR RST         (Int=1)  {P18}
tbits:1 dx2a_f1_dir_rst DX2A F1 DIR RST         (Int=1)  {P22}
tbits:1 dx2a_f0_dir_rst DX2A F0 DIR RST         (Int=1)  {P21}
{}
or int_smi_0 60 SMI Interrupt 07:00    (Int=1)
<byte 4391>
utiny value As utiny
endunion int_smi_0 60 SMI Interrupt 07:00    (Int=1)
<byte 4392>
union ena_smi_2 67 SMI Enables   23:16
<byte 4392>
{field (By field)}
<byte 4392>
tbits:1 can CAN Interrupt           (Int=0)  {T22}
tbits:1 uart UART Interrupt          (Int=0)  {T21}
tbits:1 sprite1 Sprite Int. 1           (Int=0)  {V22}
tbits:1 sprite0 Sprite Int. 0           (Int=0)  {V21}
tbits:1 lcd LCD Interrupt           (Int=0)  {V20}
tbits:1 atlantis1 Atlantis CPU Int. 1     (Int=0)  {V19}
tbits:1 atlantis0 Atlantis CPU Int. 0     (Int=0)  {W22}
tbits:1 rtc Real Time Clock         (Int=0)  {W21}
{}
or ena_smi_2 67 SMI Enables   23:16
<byte 4392>
utiny value As utiny
endunion ena_smi_2 67 SMI Enables   23:16
<byte 4393>
union ena_smi_1 66 SMI Enables   15:08
<byte 4393>
{field (By field)}
<byte 4393>
tbits:1 dx2d_intb DX2D INTB               (Int=0)  {P20}
tbits:1 dx2d_inta DX2D INTA               (Int=0)  {P19}
tbits:1 dx2c_intb DX2C INTB               (Int=0)  {R22}
tbits:1 dx2c_inta DX2C INTA               (Int=0)  {R21}
tbits:1 dx2b_intb DX2B INTB               (Int=0)  {R20}
tbits:1 dx2b_inta DX2B INTA               (Int=0)  {R19}
tbits:1 dx2a_intb DX2A INTB               (Int=0)  {R18}
tbits:1 dx2a_inta DX2A INTA               (Int=0)  {P17}
{}
or ena_smi_1 66 SMI Enables   15:08
<byte 4393>
utiny value As utiny
endunion ena_smi_1 66 SMI Enables   15:08
<byte 4394>
union ena_smi_0 65 SMI Enables   07:00
<byte 4394>
{field (By field)}
<byte 4394>
tbits:1 dx2d_f1_dir_rst DX2D F1 DIR RST         (Int=1)  {N22}
tbits:1 dx2d_f0_dir_rst DX2D F0 DIR RST         (Int=1)  {N21}
tbits:1 dx2c_f1_dir_rst DX2C F1 DIR RST         (Int=1)  {N20}
tbits:1 dx2c_f0_dir_rst DX2C F0 DIR RST         (Int=1)  {N19}
tbits:1 dx2b_f1_dir_rst DX2B F1 DIR RST         (Int=1)  {N18}
tbits:1 dx2b_f0_dir_rst DX2B F0 DIR RST         (Int=1)  {P18}
tbits:1 dx2a_f1_dir_rst DX2A F1 DIR RST         (Int=1)  {P22}
tbits:1 dx2a_f0_dir_rst DX2A F0 DIR RST         (Int=1)  {P21}
{}
or ena_smi_0 65 SMI Enables   07:00
<byte 4394>
utiny value As utiny
endunion ena_smi_0 65 SMI Enables   07:00
<byte 4395>
union int_smi_4 64 SMI Interrupt 39:32    (Int=1)
<byte 4395>
{field (By field)}
<byte 4395>
tbits:1 atlantis_pcix0 Atlantis PCIX0 Int.     (Int=0)  {A19}
tbits:1 cache_vtt_fail Cache VTT Fail Int.     (Int=0)  {C12}
tbits:1 enet_dcard0 Ethernet Daughter Card Int.0      {H3}
tbits:1 ac_fail_ups1 AC fail UPS 1           (Int=0)  {W12}
tbits:1 enet_dcard1 Ethernet Daughter Card Int.1      {H4}
tbits:1 reset Reset
tbits:1 sdc_wdto SDC Watchdog Timeout
tbits:1 ppc_to PowerPC Bus Timeout
{}
or int_smi_4 64 SMI Interrupt 39:32    (Int=1)
<byte 4395>
utiny value As utiny
endunion int_smi_4 64 SMI Interrupt 39:32    (Int=1)
<byte 4396>
union int_mcp_1 6B MCP Interrupt 15:08    (Int=1)
<byte 4396>
{field (By field)}
<byte 4396>
tbits:1 dx2d_intb DX2D INTB               (Int=0)  {P20}
tbits:1 dx2d_inta DX2D INTA               (Int=0)  {P19}
tbits:1 dx2c_intb DX2C INTB               (Int=0)  {R22}
tbits:1 dx2c_inta DX2C INTA               (Int=0)  {R21}
tbits:1 dx2b_intb DX2B INTB               (Int=0)  {R20}
tbits:1 dx2b_inta DX2B INTA               (Int=0)  {R19}
tbits:1 dx2a_intb DX2A INTB               (Int=0)  {R18}
tbits:1 dx2a_inta DX2A INTA               (Int=0)  {P17}
{}
or int_mcp_1 6B MCP Interrupt 15:08    (Int=1)
<byte 4396>
utiny value As utiny
endunion int_mcp_1 6B MCP Interrupt 15:08    (Int=1)
<byte 4397>
union int_mcp_0 6A MCP Interrupt 07:00    (Int=1)
<byte 4397>
{field (By field)}
<byte 4397>
tbits:1 dx2d_f1_dir_rst DX2D F1 DIR RST         (Int=1)  {N22}
tbits:1 dx2d_f0_dir_rst DX2D F0 DIR RST         (Int=1)  {N21}
tbits:1 dx2c_f1_dir_rst DX2C F1 DIR RST         (Int=1)  {N20}
tbits:1 dx2c_f0_dir_rst DX2C F0 DIR RST         (Int=1)  {N19}
tbits:1 dx2b_f1_dir_rst DX2B F1 DIR RST         (Int=1)  {N18}
tbits:1 dx2b_f0_dir_rst DX2B F0 DIR RST         (Int=1)  {P18}
tbits:1 dx2a_f1_dir_rst DX2A F1 DIR RST         (Int=1)  {P22}
tbits:1 dx2a_f0_dir_rst DX2A F0 DIR RST         (Int=1)  {P21}
{}
or int_mcp_0 6A MCP Interrupt 07:00    (Int=1)
<byte 4397>
utiny value As utiny
endunion int_mcp_0 6A MCP Interrupt 07:00    (Int=1)
<byte 4398>
union ena_smi_4 69 SMI Enables   39:32
<byte 4398>
{field (By field)}
<byte 4398>
tbits:1 atlantis_pcix0 Atlantis PCIX0 Int.     (Int=0)  {A19}
tbits:1 cache_vtt_fail Cache VTT Fail Int.     (Int=0)  {C12}
tbits:1 enet_dcard0 Ethernet Daughter Card Int.0      {H3}
tbits:1 ac_fail_ups1 AC fail UPS 1           (Int=0)  {W12}
tbits:1 enet_dcard1 Ethernet Daughter Card Int.1      {H4}
tbits:1 reset Reset
tbits:1 sdc_wdto SDC Watchdog Timeout
tbits:1 ppc_to PowerPC Bus Timeout
{}
or ena_smi_4 69 SMI Enables   39:32
<byte 4398>
utiny value As utiny
endunion ena_smi_4 69 SMI Enables   39:32
<byte 4399>
union ena_smi_3 68 SMI Enables   31:24
<byte 4399>
{field (By field)}
<byte 4399>
tbits:1 dimm_dcok_3_l (NBBU) DIMM   3 DC NOT OK Int. (Int=0)  {Y22}
tbits:1 dimm_dcok_012_l (BBU) DIMM 0-2 DC NOT OK Int. (Int=0)  {Y21}
tbits:1 sdc SDC Int.                (Int=0)  {W20}
tbits:1 other Other Controller Int.   (Int=0) {AA20}
tbits:1 dx2e_f1_dir_rst DX2E F1 DIR RST         (Int=1)  {N17}
tbits:1 dx2e_f0_dir_rst DX2E F0 DIR RST         (Int=1)  {M17}
tbits:1 dx2e_intb DX2E INTB               (Int=0)  {C18}
tbits:1 dx2e_inta DX2E INTA               (Int=0)  {D18}
{}
or ena_smi_3 68 SMI Enables   31:24
<byte 4399>
utiny value As utiny
endunion ena_smi_3 68 SMI Enables   31:24
<byte 4400>
union ena_mcp_0 6F MCP Enables   07:00
<byte 4400>
{field (By field)}
<byte 4400>
tbits:1 dx2d_f1_dir_rst DX2D F1 DIR RST         (Int=1)  {N22}
tbits:1 dx2d_f0_dir_rst DX2D F0 DIR RST         (Int=1)  {N21}
tbits:1 dx2c_f1_dir_rst DX2C F1 DIR RST         (Int=1)  {N20}
tbits:1 dx2c_f0_dir_rst DX2C F0 DIR RST         (Int=1)  {N19}
tbits:1 dx2b_f1_dir_rst DX2B F1 DIR RST         (Int=1)  {N18}
tbits:1 dx2b_f0_dir_rst DX2B F0 DIR RST         (Int=1)  {P18}
tbits:1 dx2a_f1_dir_rst DX2A F1 DIR RST         (Int=1)  {P22}
tbits:1 dx2a_f0_dir_rst DX2A F0 DIR RST         (Int=1)  {P21}
{}
or ena_mcp_0 6F MCP Enables   07:00
<byte 4400>
utiny value As utiny
endunion ena_mcp_0 6F MCP Enables   07:00
<byte 4401>
union int_mcp_4 6E MCP Interrupt 39:32    (Int=1)
<byte 4401>
{field (By field)}
<byte 4401>
tbits:1 atlantis_pcix0 Atlantis PCIX0 Int.     (Int=0)  {A19}
tbits:1 cache_vtt_fail Cache VTT Fail Int.     (Int=0)  {C12}
tbits:1 enet_dcard0 Ethernet Daughter Card Int.0      {H3}
tbits:1 ac_fail_ups1 AC fail UPS 1           (Int=0)  {W12}
tbits:1 enet_dcard1 Ethernet Daughter Card Int.1      {H4}
tbits:1 reset Reset
tbits:1 sdc_wdto SDC Watchdog Timeout
tbits:1 ppc_to PowerPC Bus Timeout
{}
or int_mcp_4 6E MCP Interrupt 39:32    (Int=1)
<byte 4401>
utiny value As utiny
endunion int_mcp_4 6E MCP Interrupt 39:32    (Int=1)
<byte 4402>
union int_mcp_3 6D MCP Interrupt 31:24    (Int=1)
<byte 4402>
{field (By field)}
<byte 4402>
tbits:1 dimm_dcok_3_l (NBBU) DIMM   3 DC NOT OK Int. (Int=0)  {Y22}
tbits:1 dimm_dcok_012_l (BBU) DIMM 0-2 DC NOT OK Int. (Int=0)  {Y21}
tbits:1 sdc SDC Int.                (Int=0)  {W20}
tbits:1 other Other Controller Int.   (Int=0) {AA20}
tbits:1 dx2e_f1_dir_rst DX2E F1 DIR RST         (Int=1)  {N17}
tbits:1 dx2e_f0_dir_rst DX2E F0 DIR RST         (Int=1)  {M17}
tbits:1 dx2e_intb DX2E INTB               (Int=0)  {C18}
tbits:1 dx2e_inta DX2E INTA               (Int=0)  {D18}
{}
or int_mcp_3 6D MCP Interrupt 31:24    (Int=1)
<byte 4402>
utiny value As utiny
endunion int_mcp_3 6D MCP Interrupt 31:24    (Int=1)
<byte 4403>
union int_mcp_2 6C MCP Interrupt 23:16    (Int=1)
<byte 4403>
{field (By field)}
<byte 4403>
tbits:1 can CAN Interrupt           (Int=0)  {T22}
tbits:1 uart UART Interrupt          (Int=0)  {T21}
tbits:1 sprite1 Sprite Int. 1           (Int=0)  {V22}
tbits:1 sprite0 Sprite Int. 0           (Int=0)  {V21}
tbits:1 lcd LCD Interrupt           (Int=0)  {V20}
tbits:1 atlantis1 Atlantis CPU Int. 1     (Int=0)  {V19}
tbits:1 atlantis0 Atlantis CPU Int. 0     (Int=0)  {W22}
tbits:1 rtc Real Time Clock         (Int=0)  {W21}
{}
or int_mcp_2 6C MCP Interrupt 23:16    (Int=1)
<byte 4403>
utiny value As utiny
endunion int_mcp_2 6C MCP Interrupt 23:16    (Int=1)
<byte 4404>
union ena_mcp_4 73 MCP Enables   39:32
<byte 4404>
{field (By field)}
<byte 4404>
tbits:1 atlantis_pcix0 Atlantis PCIX0 Int.     (Int=0)  {A19}
tbits:1 cache_vtt_fail Cache VTT Fail Int.     (Int=0)  {C12}
tbits:1 enet_dcard0 Ethernet Daughter Card Int.0      {H3}
tbits:1 ac_fail_ups1 AC fail UPS 1           (Int=0)  {W12}
tbits:1 enet_dcard1 Ethernet Daughter Card Int.1      {H4}
tbits:1 reset Reset
tbits:1 sdc_wdto SDC Watchdog Timeout
tbits:1 ppc_to PowerPC Bus Timeout
{}
or ena_mcp_4 73 MCP Enables   39:32
<byte 4404>
utiny value As utiny
endunion ena_mcp_4 73 MCP Enables   39:32
<byte 4405>
union ena_mcp_3 72 MCP Enables   31:24
<byte 4405>
{field (By field)}
<byte 4405>
tbits:1 dimm_dcok_3_l (NBBU) DIMM   3 DC NOT OK Int. (Int=0)  {Y22}
tbits:1 dimm_dcok_012_l (BBU) DIMM 0-2 DC NOT OK Int. (Int=0)  {Y21}
tbits:1 sdc SDC Int.                (Int=0)  {W20}
tbits:1 other Other Controller Int.   (Int=0) {AA20}
tbits:1 dx2e_f1_dir_rst DX2E F1 DIR RST         (Int=1)  {N17}
tbits:1 dx2e_f0_dir_rst DX2E F0 DIR RST         (Int=1)  {M17}
tbits:1 dx2e_intb DX2E INTB               (Int=0)  {C18}
tbits:1 dx2e_inta DX2E INTA               (Int=0)  {D18}
{}
or ena_mcp_3 72 MCP Enables   31:24
<byte 4405>
utiny value As utiny
endunion ena_mcp_3 72 MCP Enables   31:24
<byte 4406>
union ena_mcp_2 71 MCP Enables   23:16
<byte 4406>
{field (By field)}
<byte 4406>
tbits:1 can CAN Interrupt           (Int=0)  {T22}
tbits:1 uart UART Interrupt          (Int=0)  {T21}
tbits:1 sprite1 Sprite Int. 1           (Int=0)  {V22}
tbits:1 sprite0 Sprite Int. 0           (Int=0)  {V21}
tbits:1 lcd LCD Interrupt           (Int=0)  {V20}
tbits:1 atlantis1 Atlantis CPU Int. 1     (Int=0)  {V19}
tbits:1 atlantis0 Atlantis CPU Int. 0     (Int=0)  {W22}
tbits:1 rtc Real Time Clock         (Int=0)  {W21}
{}
or ena_mcp_2 71 MCP Enables   23:16
<byte 4406>
utiny value As utiny
endunion ena_mcp_2 71 MCP Enables   23:16
<byte 4407>
union ena_mcp_1 70 MCP Enables   15:08
<byte 4407>
{field (By field)}
<byte 4407>
tbits:1 dx2d_intb DX2D INTB               (Int=0)  {P20}
tbits:1 dx2d_inta DX2D INTA               (Int=0)  {P19}
tbits:1 dx2c_intb DX2C INTB               (Int=0)  {R22}
tbits:1 dx2c_inta DX2C INTA               (Int=0)  {R21}
tbits:1 dx2b_intb DX2B INTB               (Int=0)  {R20}
tbits:1 dx2b_inta DX2B INTA               (Int=0)  {R19}
tbits:1 dx2a_intb DX2A INTB               (Int=0)  {R18}
tbits:1 dx2a_inta DX2A INTA               (Int=0)  {P17}
{}
or ena_mcp_1 70 MCP Enables   15:08
<byte 4407>
utiny value As utiny
endunion ena_mcp_1 70 MCP Enables   15:08
<byte 4408>
union int_in_3 77 Interrupt Inputs 31:24
<byte 4408>
{field (By field)}
<byte 4408>
tbits:1 dimm_dcok_3_l (NBBU) DIMM   3 DC NOT OK Int. (Int=0)  {Y22}
tbits:1 dimm_dcok_012_l (BBU) DIMM 0-2 DC NOT OK Int. (Int=0)  {Y21}
tbits:1 sdc SDC Int.                (Int=0)  {W20}
tbits:1 other Other Controller Int.   (Int=0) {AA20}
tbits:1 dx2e_f1_dir_rst DX2E F1 DIR RST         (Int=1)  {N17}
tbits:1 dx2e_f0_dir_rst DX2E F0 DIR RST         (Int=1)  {M17}
tbits:1 dx2e_intb DX2E INTB               (Int=0)  {C18}
tbits:1 dx2e_inta DX2E INTA               (Int=0)  {D18}
{}
or int_in_3 77 Interrupt Inputs 31:24
<byte 4408>
utiny value As utiny
endunion int_in_3 77 Interrupt Inputs 31:24
<byte 4409>
union int_in_2 76 Interrupt Inputs 23:16
<byte 4409>
{field (By field)}
<byte 4409>
tbits:1 can CAN Interrupt           (Int=0)  {T22}
tbits:1 uart UART Interrupt          (Int=0)  {T21}
tbits:1 sprite1 Sprite Int. 1           (Int=0)  {V22}
tbits:1 sprite0 Sprite Int. 0           (Int=0)  {V21}
tbits:1 lcd LCD Interrupt           (Int=0)  {V20}
tbits:1 atlantis1 Atlantis CPU Int. 1     (Int=0)  {V19}
tbits:1 atlantis0 Atlantis CPU Int. 0     (Int=0)  {W22}
tbits:1 rtc Real Time Clock         (Int=0)  {W21}
{}
or int_in_2 76 Interrupt Inputs 23:16
<byte 4409>
utiny value As utiny
endunion int_in_2 76 Interrupt Inputs 23:16
<byte 4410>
union int_in_1 75 Interrupt Inputs 15:08
<byte 4410>
{field (By field)}
<byte 4410>
tbits:1 dx2d_intb DX2D INTB               (Int=0)  {P20}
tbits:1 dx2d_inta DX2D INTA               (Int=0)  {P19}
tbits:1 dx2c_intb DX2C INTB               (Int=0)  {R22}
tbits:1 dx2c_inta DX2C INTA               (Int=0)  {R21}
tbits:1 dx2b_intb DX2B INTB               (Int=0)  {R20}
tbits:1 dx2b_inta DX2B INTA               (Int=0)  {R19}
tbits:1 dx2a_intb DX2A INTB               (Int=0)  {R18}
tbits:1 dx2a_inta DX2A INTA               (Int=0)  {P17}
{}
or int_in_1 75 Interrupt Inputs 15:08
<byte 4410>
utiny value As utiny
endunion int_in_1 75 Interrupt Inputs 15:08
<byte 4411>
union int_in_0 74 Interrupt Inputs 07:00
<byte 4411>
{field (By field)}
<byte 4411>
tbits:1 dx2d_f1_dir_rst DX2D F1 DIR RST         (Int=1)  {N22}
tbits:1 dx2d_f0_dir_rst DX2D F0 DIR RST         (Int=1)  {N21}
tbits:1 dx2c_f1_dir_rst DX2C F1 DIR RST         (Int=1)  {N20}
tbits:1 dx2c_f0_dir_rst DX2C F0 DIR RST         (Int=1)  {N19}
tbits:1 dx2b_f1_dir_rst DX2B F1 DIR RST         (Int=1)  {N18}
tbits:1 dx2b_f0_dir_rst DX2B F0 DIR RST         (Int=1)  {P18}
tbits:1 dx2a_f1_dir_rst DX2A F1 DIR RST         (Int=1)  {P22}
tbits:1 dx2a_f0_dir_rst DX2A F0 DIR RST         (Int=1)  {P21}
{}
or int_in_0 74 Interrupt Inputs 07:00
<byte 4411>
utiny value As utiny
endunion int_in_0 74 Interrupt Inputs 07:00
<byte 4412>
union int_mcp_5 7B MCP Interrupt 43:40
<byte 4412>
{field (By field)}
<byte 4412>
tbits:1 atlantis_bus_req Atlantis Bus Request
tbits:1 ovr_tmp_ps_off Over Temp. Power Supply Shutdown {AB4}
tbits:1 ppc_addr_retry PowerPC 60x Bus Address Retry     {B9}
tbits:5 rsvd Reserved
{}
or int_mcp_5 7B MCP Interrupt 43:40
<byte 4412>
utiny value As utiny
endunion int_mcp_5 7B MCP Interrupt 43:40
<byte 4413>
union int_in_5 7A Interrupt Inputs 43:40
<byte 4413>
{field (By field)}
<byte 4413>
tbits:1 atlantis_bus_req Atlantis Bus Request
tbits:1 ovr_tmp_ps_off Over Temp. Power Supply Shutdown {AB4}
tbits:1 ppc_addr_retry PowerPC 60x Bus Address Retry     {B9}
tbits:5 rsvd Reserved
{}
or int_in_5 7A Interrupt Inputs 43:40
<byte 4413>
utiny value As utiny
endunion int_in_5 7A Interrupt Inputs 43:40
<byte 4414>
union int_smi_pulsed 79 SMI Latched Pulse Interrupts
<byte 4414>
{field (By field)}
<byte 4414>
tbits:2 rsvd2 Reserved
tbits:1 sdc_int SDC Latched Int.        (Int=1)
tbits:1 rsvd1 Reserved
tbits:1 lcd_int LCD Latched Int.        (Int=1)
tbits:3 rsvd Reserved
{}
or int_smi_pulsed 79 SMI Latched Pulse Interrupts
<byte 4414>
utiny value As utiny
endunion int_smi_pulsed 79 SMI Latched Pulse Interrupts
<byte 4415>
union int_in_4 78 Interrupt Inputs 39:32
<byte 4415>
{field (By field)}
<byte 4415>
tbits:1 atlantis_pcix0 Atlantis PCIX0 Int.     (Int=0)  {A19}
tbits:1 cache_vtt_fail Cache VTT Fail Int.     (Int=0)  {C12}
tbits:1 enet_dcard0 Ethernet Daughter Card Int.0      {H3}
tbits:1 ac_fail_ups1 AC fail UPS 1           (Int=0)  {W12}
tbits:1 enet_dcard1 Ethernet Daughter Card Int.1      {H4}
tbits:1 reset Reset
tbits:1 sdc_wdto SDC Watchdog Timeout
tbits:1 ppc_to PowerPC Bus Timeout
{}
or int_in_4 78 Interrupt Inputs 39:32
<byte 4415>
utiny value As utiny
endunion int_in_4 78 Interrupt Inputs 39:32
<byte 4416>
{rsvda[2] (7D-7F Reserved)}
<byte 4416>
utiny value 
{}
<byte 4417>
{rsvda[1] (7D-7F Reserved)}
<byte 4417>
utiny value 
{}
<byte 4418>
{rsvda[0] (7D-7F Reserved)}
<byte 4418>
utiny value 
{}
<byte 4419>
union ena_mcp_5 7C MCP Enables   43:40
<byte 4419>
{field (By field)}
<byte 4419>
tbits:1 atlantis_bus_req Atlantis Bus Request
tbits:1 ovr_tmp_ps_off Over Temp. Power Supply Shutdown {AB4}
tbits:1 ppc_addr_retry PowerPC 60x Bus Address Retry     {B9}
tbits:5 rsvd Reserved
{}
or ena_mcp_5 7C MCP Enables   43:40
<byte 4419>
utiny value As utiny
endunion ena_mcp_5 7C MCP Enables   43:40
<byte 4420>
{int_sci_3 (83 State Change Interrupt 31:24)}
<byte 4420>
utiny value 
{}
<byte 4421>
union int_sci_2 82 State Change Interrupt 23:16
<byte 4421>
{field (By field)}
<byte 4421>
tbits:1 sfp3_l SFP 3 Present Lo                  {R1}
tbits:1 sfp2_l SFP 2 Present Lo                  {R2}
tbits:1 sfp1_l SFP 1 Present Lo                  {R3}
tbits:1 sfp0_l SFP 0 Present Lo                  {R4}
tbits:1 agent_pres_l Agent Present Lo                  {T1}
tbits:1 ups1_pres_l UPS 1 Present Lo                  {T2}
tbits:1 ps_a_dcok_l Power Supply A DC OK Lo           {U3}
tbits:1 ps_b_dcok_l Power Supply B DC OK Lo           {U4}
{}
or int_sci_2 82 State Change Interrupt 23:16
<byte 4421>
utiny value As utiny
endunion int_sci_2 82 State Change Interrupt 23:16
<byte 4422>
union int_sci_1 81 State Change Interrupt 15:08
<byte 4422>
{field (By field)}
<byte 4422>
tbits:1 sfp9_l SFP 9 Present Lo                  {N5}
tbits:1 sfp8_l SFP 8 Present Lo                  {N6}
tbits:1 sprite_hw_rdy_l Sprite HW ready Lo                {P1}
tbits:1 lcd_l LCD Present Lo                    {P2}
tbits:1 sfp7_l SFP 7 Present Lo                  {P3}
tbits:1 sfp6_l SFP 6 Present Lo                  {P4}
tbits:1 sfp5_l SFP 5 Present Lo                  {P5}
tbits:1 sfp4_l SFP 4 Present Lo                  {P6}
{}
or int_sci_1 81 State Change Interrupt 15:08
<byte 4422>
utiny value As utiny
endunion int_sci_1 81 State Change Interrupt 15:08
<byte 4423>
union int_sci_0 80 State Change Interrupt 07:00
<byte 4423>
{field (By field)}
<byte 4423>
tbits:1 ps_b_pres_l Power Supply B Present  (Int=1)   {M3}
tbits:1 ps_a_pres_l Power Supply A Present  (Int=1)   {M4}
tbits:1 other_dcok_l Other Controller DC OK Lo         {M5}
tbits:1 other_cable_l Other Controller cable present Lo {M6}
tbits:1 bhm_pres_l Bulkhead Modules        (Int=1)   {N1} Present Lo
tbits:1 mpi_pres_l Mid Plane Interconnect  (Int=1)   {N2} Present Lo
tbits:1 clf_pres_l Flash Card Present Lo             {N3}
tbits:1 other_ok_l Other Controller OK Lo  (Int=1)   {N4}
{}
or int_sci_0 80 State Change Interrupt 07:00
<byte 4423>
utiny value As utiny
endunion int_sci_0 80 State Change Interrupt 07:00
<byte 4424>
union ena_sci_1 87 State Change Int Enable 15:08
<byte 4424>
{field (By field)}
<byte 4424>
tbits:1 sfp9_l SFP 9 Present Lo                  {N5}
tbits:1 sfp8_l SFP 8 Present Lo                  {N6}
tbits:1 sprite_hw_rdy_l Sprite HW ready Lo                {P1}
tbits:1 lcd_l LCD Present Lo                    {P2}
tbits:1 sfp7_l SFP 7 Present Lo                  {P3}
tbits:1 sfp6_l SFP 6 Present Lo                  {P4}
tbits:1 sfp5_l SFP 5 Present Lo                  {P5}
tbits:1 sfp4_l SFP 4 Present Lo                  {P6}
{}
or ena_sci_1 87 State Change Int Enable 15:08
<byte 4424>
utiny value As utiny
endunion ena_sci_1 87 State Change Int Enable 15:08
<byte 4425>
union ena_sci_0 86 State Change Int Enable 07:00
<byte 4425>
{field (By field)}
<byte 4425>
tbits:1 ps_b_pres_l Power Supply B Present  (Int=1)   {M3}
tbits:1 ps_a_pres_l Power Supply A Present  (Int=1)   {M4}
tbits:1 other_dcok_l Other Controller DC OK Lo         {M5}
tbits:1 other_cable_l Other Controller cable present Lo {M6}
tbits:1 bhm_pres_l Bulkhead Modules        (Int=1)   {N1} Present Lo
tbits:1 mpi_pres_l Mid Plane Interconnect  (Int=1)   {N2} Present Lo
tbits:1 clf_pres_l Flash Card Present Lo             {N3}
tbits:1 other_ok_l Other Controller OK Lo  (Int=1)   {N4}
{}
or ena_sci_0 86 State Change Int Enable 07:00
<byte 4425>
utiny value As utiny
endunion ena_sci_0 86 State Change Int Enable 07:00
<byte 4426>
{rsvdb (85 Reserved)}
<byte 4426>
utiny value 
{}
<byte 4427>
union int_sci_4 84 State Change Interrupt 39:32
<byte 4427>
{field (By field)}
<byte 4427>
tbits:1 batt_det Battery Detect
tbits:1 blower_det Blower Detect
tbits:1 meltdown_temp_minus_4C_det Meltdown Temp minus 4 degrees C detect
tbits:1 meltdown_temp_det Meltdown Temperature detect
tbits:4 rsvd Reserved
{}
or int_sci_4 84 State Change Interrupt 39:32
<byte 4427>
utiny value As utiny
endunion int_sci_4 84 State Change Interrupt 39:32
<byte 4428>
{rsvdc (8B Reserved)}
<byte 4428>
utiny value 
{}
<byte 4429>
union ena_sci_4 8A State Change Int Enable 39:32
<byte 4429>
{field (By field)}
<byte 4429>
tbits:1 batt_det Battery Detect
tbits:1 blower_det Blower Detect
tbits:1 meltdown_temp_minus_4C_det Meltdown Temp minus 4 degrees C detect
tbits:1 meltdown_temp_det Meltdown Temperature detect
tbits:4 rsvd Reserved
{}
or ena_sci_4 8A State Change Int Enable 39:32
<byte 4429>
utiny value As utiny
endunion ena_sci_4 8A State Change Int Enable 39:32
<byte 4430>
{ena_sci_3 (89 State Change Int Enable 31:24)}
<byte 4430>
utiny value 
{}
<byte 4431>
union ena_sci_2 88 State Change Int Enable 23:16
<byte 4431>
{field (By field)}
<byte 4431>
tbits:1 sfp3_l SFP 3 Present Lo                  {R1}
tbits:1 sfp2_l SFP 2 Present Lo                  {R2}
tbits:1 sfp1_l SFP 1 Present Lo                  {R3}
tbits:1 sfp0_l SFP 0 Present Lo                  {R4}
tbits:1 agent_pres_l Agent Present Lo                  {T1}
tbits:1 ups1_pres_l UPS 1 Present Lo                  {T2}
tbits:1 ps_a_dcok_l Power Supply A DC OK Lo           {U3}
tbits:1 ps_b_dcok_l Power Supply B DC OK Lo           {U4}
{}
or ena_sci_2 88 State Change Int Enable 23:16
<byte 4431>
utiny value As utiny
endunion ena_sci_2 88 State Change Int Enable 23:16
<byte 4432>
{sc_in_3 (8F State Change Inputs 31:24)}
<byte 4432>
utiny value 
{}
<byte 4433>
union sc_in_2 8E State Change Inputs 23:16
<byte 4433>
{field (By field)}
<byte 4433>
tbits:1 sfp3_l SFP 3 Present Lo                  {R1}
tbits:1 sfp2_l SFP 2 Present Lo                  {R2}
tbits:1 sfp1_l SFP 1 Present Lo                  {R3}
tbits:1 sfp0_l SFP 0 Present Lo                  {R4}
tbits:1 agent_pres_l Agent Present Lo                  {T1}
tbits:1 ups1_pres_l UPS 1 Present Lo                  {T2}
tbits:1 ps_a_dcok_l Power Supply A DC OK Lo           {U3}
tbits:1 ps_b_dcok_l Power Supply B DC OK Lo           {U4}
{}
or sc_in_2 8E State Change Inputs 23:16
<byte 4433>
utiny value As utiny
endunion sc_in_2 8E State Change Inputs 23:16
<byte 4434>
union sc_in_1 8D State Change Inputs 15:08
<byte 4434>
{field (By field)}
<byte 4434>
tbits:1 sfp9_l SFP 9 Present Lo                  {N5}
tbits:1 sfp8_l SFP 8 Present Lo                  {N6}
tbits:1 sprite_hw_rdy_l Sprite HW ready Lo                {P1}
tbits:1 lcd_l LCD Present Lo                    {P2}
tbits:1 sfp7_l SFP 7 Present Lo                  {P3}
tbits:1 sfp6_l SFP 6 Present Lo                  {P4}
tbits:1 sfp5_l SFP 5 Present Lo                  {P5}
tbits:1 sfp4_l SFP 4 Present Lo                  {P6}
{}
or sc_in_1 8D State Change Inputs 15:08
<byte 4434>
utiny value As utiny
endunion sc_in_1 8D State Change Inputs 15:08
<byte 4435>
union sc_in_0 8C State Change Inputs 07:00
<byte 4435>
{field (By field)}
<byte 4435>
tbits:1 ps_b_pres_l Power Supply B Present  (Int=1)   {M3}
tbits:1 ps_a_pres_l Power Supply A Present  (Int=1)   {M4}
tbits:1 other_dcok_l Other Controller DC OK Lo         {M5}
tbits:1 other_cable_l Other Controller cable present Lo {M6}
tbits:1 bhm_pres_l Bulkhead Modules        (Int=1)   {N1} Present Lo
tbits:1 mpi_pres_l Mid Plane Interconnect  (Int=1)   {N2} Present Lo
tbits:1 clf_pres_l Flash Card Present Lo             {N3}
tbits:1 other_ok_l Other Controller OK Lo  (Int=1)   {N4}
{}
or sc_in_0 8C State Change Inputs 07:00
<byte 4435>
utiny value As utiny
endunion sc_in_0 8C State Change Inputs 07:00
<byte 4436>
{rsvdd[0] (93-9F Reserved)}
<byte 4436>
utiny value 
{}
<byte 4437>
{batt_good_tp (92 Battery Good Trip Point)}
<byte 4437>
utiny value 
{}
<byte 4438>
{batt_lo_tp (91 Battery Low Trip Point)}
<byte 4438>
utiny value 
{}
<byte 4439>
{melt_down (90 Meltdown Temp.)}
<byte 4439>
utiny value 
{}
<byte 4440>
{rsvdd[4] (93-9F Reserved)}
<byte 4440>
utiny value 
{}
<byte 4441>
{rsvdd[3] (93-9F Reserved)}
<byte 4441>
utiny value 
{}
<byte 4442>
{rsvdd[2] (93-9F Reserved)}
<byte 4442>
utiny value 
{}
<byte 4443>
{rsvdd[1] (93-9F Reserved)}
<byte 4443>
utiny value 
{}
<byte 4444>
{rsvdd[8] (93-9F Reserved)}
<byte 4444>
utiny value 
{}
<byte 4445>
{rsvdd[7] (93-9F Reserved)}
<byte 4445>
utiny value 
{}
<byte 4446>
{rsvdd[6] (93-9F Reserved)}
<byte 4446>
utiny value 
{}
<byte 4447>
{rsvdd[5] (93-9F Reserved)}
<byte 4447>
utiny value 
{}
<byte 4448>
{rsvdd[12] (93-9F Reserved)}
<byte 4448>
utiny value 
{}
<byte 4449>
{rsvdd[11] (93-9F Reserved)}
<byte 4449>
utiny value 
{}
<byte 4450>
{rsvdd[10] (93-9F Reserved)}
<byte 4450>
utiny value 
{}
<byte 4451>
{rsvdd[9] (93-9F Reserved)}
<byte 4451>
utiny value 
{}
<byte 4452>
union reset_dev_0 A3 GPO D: Reset Devices Ctrl 0
<byte 4452>
{field (By field)}
<byte 4452>
tbits:1 dx2_a_l DX2 A Reset Lo                   {M21}
tbits:1 dx2_b_l DX2 B Reset Lo                   {M20}
tbits:1 dx2_c_l DX2 C Reset Lo                   {M19}
tbits:1 dx2_d_l DX2 D Reset Lo                   {M18}
tbits:1 sprite_l SPRITE Reset Lo                   {D1}
tbits:1 uart_l UART Reset Lo                    {W17}
tbits:1 enet1_l Ethernet 1 Reset Lo              {Y17}
tbits:1 enet2_l Ethernet 2 Reset Lo             {AA18}
{}
or reset_dev_0 A3 GPO D: Reset Devices Ctrl 0
<byte 4452>
utiny value As utiny
endunion reset_dev_0 A3 GPO D: Reset Devices Ctrl 0
<byte 4453>
union reprog_misc A2 GPO C: Reprog. & Misc. Ctrl
<byte 4453>
{field (By field)}
<byte 4453>
tbits:1 prog_sdc SDC reprogram mode (prog=1)      {Y13}
tbits:1 prog_can CAN reprogram mode (prog=1)      {W13}
tbits:1 prog_lcd LCD reprogram mode (prog=1)      {V13}
tbits:1 rpgm_clk Shared PIC reprogram clock       {U13}
tbits:1 rpgm_data Shared PIC reprogram data        {U14}
tbits:1 dx2_e_l DX2 E Reset L                    {V14}
tbits:1 sdc_wdt SDC watchdog enable               {Y5}
tbits:1 rsvd R     Reserved                          {G2}
{}
or reprog_misc A2 GPO C: Reprog. & Misc. Ctrl
<byte 4453>
utiny value As utiny
endunion reprog_misc A2 GPO C: Reprog. & Misc. Ctrl
<byte 4454>
union sfp_laser A1 GPO B: SFP Laser Disable Ctrl
<byte 4454>
{field (By field)}
<byte 4454>
tbits:1 disable_0 SFP Laser 0 Disable (dis=1)      {E18}
tbits:1 disable_1 SFP Laser 1 Disable (dis=1)      {F18}
tbits:1 disable_2 SFP Laser 2 Disable (dis=1)      {G22}
tbits:1 disable_3 SFP Laser 3 Disable (dis=1)      {G21}
tbits:1 disable_4 SFP Laser 4 Disable (dis=1)      {H22}
tbits:1 disable_5 SFP Laser 5 Disable (dis=1)      {H21}
tbits:1 disable_6 SFP Laser 6 Disable (dis=1)      {H20}
tbits:1 disable_7 SFP Laser 7 Disable (dis=1)      {H19}
{}
or sfp_laser A1 GPO B: SFP Laser Disable Ctrl
<byte 4454>
utiny value As utiny
endunion sfp_laser A1 GPO B: SFP Laser Disable Ctrl
<byte 4455>
union pcix01 A0 GPO A: PCIX 0 & 1 Bus Signals
<byte 4455>
{field (By field)}
<byte 4455>
tbits:1 bus0_stop_l Bus 0 STOP Lo                    {C22}
tbits:1 bus0_trdy_l Bus 0 TRDY Lo                    {C21}
tbits:1 bus0_devsel_l Bus 0 DEVSEL0 Lo                 {D22}
tbits:1 bus0_req64_l Bus 0 REQ64 Lo                   {D21}
tbits:2 rsvd1 Reserved
tbits:1 pcix1_cfg_en PCIX1 Configuration Enable       {E20}
tbits:1 rsvd Reserved
{}
or pcix01 A0 GPO A: PCIX 0 & 1 Bus Signals
<byte 4455>
utiny value As utiny
endunion pcix01 A0 GPO A: PCIX 0 & 1 Bus Signals
<byte 4456>
union gbic_act A7 GPI I: GBIC active
<byte 4456>
{field (By field)}
<byte 4456>
tbits:1 dx2a_f0 DX2A F0 ACTIVE                    {W1}
tbits:1 dx2b_f0 DX2B F0 ACTIVE                    {W2}
tbits:1 dx2c_f0 DX2C F0 ACTIVE                    {V3}
tbits:1 dx2d_f0 DX2D F0 ACTIVE                    {V4}
tbits:1 dx2e_f0 DX2E F0 ACTIVE                    {H2}
tbits:1 temp0_ovr_thresh Temp Sensor 0 Over Threshold    {AB19}
tbits:1 temp1_ovr_thresh Temp Sensor 1 Over Threshold    {AA17}
tbits:1 temp2_ovr_thresh Temp Sensor 2 Over Threshold     {Y18}
{}
or gbic_act A7 GPI I: GBIC active
<byte 4456>
utiny value As utiny
endunion gbic_act A7 GPI I: GBIC active
<byte 4457>
union gbic_led A6 GPO G: GBIC LED Control
<byte 4457>
{field (By field)}
<byte 4457>
tbits:1 amb0_l R/W   Amber 0 LED FLASH OFF Lo         {E16}
tbits:1 amb1_l R/W   Amber 1 LED FLASH OFF Lo         {E17}
tbits:1 amb2_l R/W   Amber 2 LED FLASH OFF Lo         {A17}
tbits:1 amb3_l R/W   Amber 3 LED FLASH OFF Lo         {B17}
tbits:1 amb4_l R/W   Amber 4 LED FLASH OFF Lo         {C17}
tbits:1 amb5_l R/W   Amber 5 LED FLASH OFF Lo         {D17}
tbits:1 amb6_l R/W   Amber 6 LED FLASH OFF Lo         {A18}
tbits:1 amb7_l R/W   Amber 7 LED FLASH OFF Lo         {B18}
{}
or gbic_led A6 GPO G: GBIC LED Control
<byte 4457>
utiny value As utiny
endunion gbic_led A6 GPO G: GBIC LED Control
<byte 4458>
union gp_in A5 GPI F: Kills, msref_req, etc.
<byte 4458>
{field (By field)}
<byte 4458>
tbits:1 other_kill_2 Other Kill 2                    {AB15}
tbits:1 other_kill_1 Other Kill 1                    {AA15}
tbits:1 rsvd Reserved                        {AB17}
tbits:1 spr_debug2 Sprite Debug Bit2                 {B8}
tbits:1 msref_req_l MSREF_REQ Sense Line (0=SelfRef){AB14}
tbits:1 lcd_ready LCD Ready                        {L22}
tbits:1 spr_debug3 Sprite Debug Bit3                 {A8}
tbits:1 rpgm_data_in Shared PIC reprogram data in     {W14}
{}
or gp_in A5 GPI F: Kills, msref_req, etc.
<byte 4458>
utiny value As utiny
endunion gp_in A5 GPI F: Kills, msref_req, etc.
<byte 4459>
union reset_dev_1 A4 GPO E: Reset Devices Ctrl 1
<byte 4459>
{field (By field)}
<byte 4459>
tbits:1 agent_l AGENT Reset Lo                   {AB5}
tbits:1 sdc_l SDC Reset Lo                     {AA5}
tbits:1 can_l CAN Reset Lo                      {Y6}
tbits:1 lcd_l LCD Reset Lo                      {W6}
tbits:1 toy_l TOY Reset Lo                      {V6}
tbits:1 rsvd1 Reserved                          {V7}
tbits:1 dpm_rdy PPC not accessing DPM           {AB19}
tbits:1 sdc_int_l glue to sdc interrupt   (Int=0) {AB18}
{}
or reset_dev_1 A4 GPO E: Reset Devices Ctrl 1
<byte 4459>
utiny value As utiny
endunion reset_dev_1 A4 GPO E: Reset Devices Ctrl 1
<byte 4460>
{rsvde[2] (A9-AE Reserved)}
<byte 4460>
utiny value 
{}
<byte 4461>
{rsvde[1] (A9-AE Reserved)}
<byte 4461>
utiny value 
{}
<byte 4462>
{rsvde[0] (A9-AE Reserved)}
<byte 4462>
utiny value 
{}
<byte 4463>
union gbic_led8 A8 GPO H: GBIC LED Control
<byte 4463>
{field (By field)}
<byte 4463>
tbits:1 amb8_l R/W   Amber 8 LED FLASH OFF Lo          {Y2}
tbits:1 amb9_l R/W   Amber 9 LED FLASH OFF Lo          {Y1}
tbits:1 disable_8 SFP Laser 8 Disable (dis=1)       {U5}
tbits:1 disable_9 SFP Laser 9 Disable (dis=1)       {V5}
tbits:4 unused unused
{}
or gbic_led8 A8 GPO H: GBIC LED Control
<byte 4463>
utiny value As utiny
endunion gbic_led8 A8 GPO H: GBIC LED Control
<byte 4464>
union cache_ctrl AF Cache DIMM Control
<byte 4464>
{field (By field)}
<byte 4464>
tbits:1 msref_req_l R/W   MSREF_REQ (0=Self-Refresh)       {AB8}
tbits:1 dimm0_rst_l R/W   DIMM 0 Reset Lo                  {D10}
tbits:1 dimm1_rst_l R/W   DIMM 1 Reset Lo                  {C10}
tbits:1 dimm2_rst_l R/W   DIMM 2 Reset Lo                  {B10}
tbits:1 dimm3_rst_l R/W   DIMM 3 Reset Lo                  {A10}
tbits:1 bbu_dcok_clear R/W   BBU DIMM DC OK LATCH CLEAR       {AA8}
tbits:1 batt_on_l R/W   Battery Turn ON Lo (to preset)    {Y8}
tbits:1 batt_off_l R/W   Battery Turn OFF Lo (to clear)    {W8}
{}
or cache_ctrl AF Cache DIMM Control
<byte 4464>
utiny value As utiny
endunion cache_ctrl AF Cache DIMM Control
<byte 4465>
{rsvde[5] (A9-AE Reserved)}
<byte 4465>
utiny value 
{}
<byte 4466>
{rsvde[4] (A9-AE Reserved)}
<byte 4466>
utiny value 
{}
<byte 4467>
{rsvde[3] (A9-AE Reserved)}
<byte 4467>
utiny value 
{}
<byte 4468>
{ppc_data[2] (B1-B4 PPC command data)}
<byte 4468>
utiny value 
{}
<byte 4469>
{ppc_data[1] (B1-B4 PPC command data)}
<byte 4469>
utiny value 
{}
<byte 4470>
{ppc_data[0] (B1-B4 PPC command data)}
<byte 4470>
utiny value 
{}
<byte 4471>
{ppc_cmd (B0 PPC command to SDC)}
<byte 4471>
utiny value 
{}
<byte 4472>
{sdc_toy[1] (B6-BC sdc toy data)}
<byte 4472>
utiny value 
{}
<byte 4473>
{sdc_toy[0] (B6-BC sdc toy data)}
<byte 4473>
utiny value 
{}
<byte 4474>
{rsvb5 (B5 Reserved)}
<byte 4474>
utiny value 
{}
<byte 4475>
{ppc_data[3] (B1-B4 PPC command data)}
<byte 4475>
utiny value 
{}
<byte 4476>
{sdc_toy[5] (B6-BC sdc toy data)}
<byte 4476>
utiny value 
{}
<byte 4477>
{sdc_toy[4] (B6-BC sdc toy data)}
<byte 4477>
utiny value 
{}
<byte 4478>
{sdc_toy[3] (B6-BC sdc toy data)}
<byte 4478>
utiny value 
{}
<byte 4479>
{sdc_toy[2] (B6-BC sdc toy data)}
<byte 4479>
utiny value 
{}
<byte 4480>
union blower_led BF Blower LED Override Control
<byte 4480>
{field (By field)}
<byte 4480>
tbits:1 grn_blwr_a R/W   Green Blower A LED
tbits:1 amb_blwr_a R/W   Amber Blower A LED
tbits:1 grn_blwr_b R/W   Green Blower B LED
tbits:1 amb_blwr_b R/W   Amber Blower B LED
tbits:4 rsvd R     Reserved
{}
or blower_led BF Blower LED Override Control
<byte 4480>
utiny value As utiny
endunion blower_led BF Blower LED Override Control
<byte 4481>
union batt_led BE Battery LED Override Control
<byte 4481>
{field (By field)}
<byte 4481>
tbits:1 grn_brk0 R/W   Green Brick 0 LED
tbits:1 amb_brk0 R/W   Amber Brick 0 LED
tbits:1 grn_brk1 R/W   Green Brick 1 LED
tbits:1 amb_brk1 R/W   Amber Brick 1 LED
tbits:1 grn_brk2 R/W   Green Brick 2 LED
tbits:1 amb_brk2 R/W   Amber Brick 2 LED
tbits:1 grn_brk3 R/W   Green Brick 3 LED
tbits:1 amb_brk3 R/W   Amber Brick 3 LED
{}
or batt_led BE Battery LED Override Control
<byte 4481>
utiny value As utiny
endunion batt_led BE Battery LED Override Control
<byte 4482>
{rsvbd (BD Reserved)}
<byte 4482>
utiny value 
{}
<byte 4483>
{sdc_toy[6] (B6-BC sdc toy data)}
<byte 4483>
utiny value 
{}
<byte 4484>
{batt_mod_rev[3] (C0-C3 Battery Mod. Rev.)}
<byte 4484>
utiny value 
{}
<byte 4485>
{batt_mod_rev[2] (C0-C3 Battery Mod. Rev.)}
<byte 4485>
utiny value 
{}
<byte 4486>
{batt_mod_rev[1] (C0-C3 Battery Mod. Rev.)}
<byte 4486>
utiny value 
{}
<byte 4487>
{batt_mod_rev[0] (C0-C3 Battery Mod. Rev.)}
<byte 4487>
utiny value 
{}
<byte 4488>
{avg_temp (C7 Average Temperature)}
<byte 4488>
utiny value 
{}
<byte 4489>
{temp_sensor[2] (C4-C6 Temp. Sensors 1, 2, & 3)}
<byte 4489>
utiny value 
{}
<byte 4490>
{temp_sensor[1] (C4-C6 Temp. Sensors 1, 2, & 3)}
<byte 4490>
utiny value 
{}
<byte 4491>
{temp_sensor[0] (C4-C6 Temp. Sensors 1, 2, & 3)}
<byte 4491>
utiny value 
{}
<byte 4492>
{backup_time[1] (CA-CB backup time in x Watt-Sec)}
<byte 4492>
utiny value 
{}
<byte 4493>
{backup_time[0] (CA-CB backup time in x Watt-Sec)}
<byte 4493>
utiny value 
{}
<byte 4494>
{blower_rpm[1] (C8-C9 RPMs, Blowers 0 & 1)}
<byte 4494>
utiny value 
{}
<byte 4495>
{blower_rpm[0] (C8-C9 RPMs, Blowers 0 & 1)}
<byte 4495>
utiny value 
{}
<byte 4496>
{rsvcf (CF Spare Read Registers)}
<byte 4496>
utiny value 
{}
<byte 4497>
{volts_12v (CE 12V Level)}
<byte 4497>
utiny value 
{}
<byte 4498>
{sdc_major_rev (CD SDC Major Revision)}
<byte 4498>
utiny value 
{}
<byte 4499>
{sdc_minor_rev (CC SDC Minor Revision)}
<byte 4499>
utiny value 
{}
<byte 4500>
{brick_status[1] (D2-D5 brick interrupt status)}
<byte 4500>
utiny value 
{}
<byte 4501>
{brick_status[0] (D2-D5 brick interrupt status)}
<byte 4501>
utiny value 
{}
<byte 4502>
union sdc_int_cause1 D1 SDC interrupt cause1
<byte 4502>
{field (By field)}
<byte 4502>
tbits:1 rsvd R/WA0 Reserved
tbits:1 cmd_processed R/WA0 PPC command has been processed
tbits:2 rsvd1 R/WA0 Reserved
tbits:1 hut_changed R/WA0 Hold up time changed
tbits:2 rsvd2 R/WA0 Reserved
tbits:1 time_req R/WA0 SDC time request
{}
or sdc_int_cause1 D1 SDC interrupt cause1
<byte 4502>
utiny value As utiny
endunion sdc_int_cause1 D1 SDC interrupt cause1
<byte 4503>
union sdc_int_cause0 D0 SDC interrupt cause0
<byte 4503>
{field (By field)}
<byte 4503>
tbits:1 brick0 R/WA0 Brick 0
tbits:1 brick1 R/WA0 Brick 1
tbits:1 brick2 R/WA0 Brick 2
tbits:1 brick3 R/WA0 Brick 3
tbits:1 blower0 R/WA0 Blower 0
tbits:1 blower1 R/WA0 Blower 1
tbits:1 temperature R/WA0 Temperature
tbits:1 rsvd R/WA0 Reserved
{}
or sdc_int_cause0 D0 SDC interrupt cause0
<byte 4503>
utiny value As utiny
endunion sdc_int_cause0 D0 SDC interrupt cause0
<byte 4504>
{blower_status[1] (D6-D7 blower interrupt status)}
<byte 4504>
utiny value 
{}
<byte 4505>
{blower_status[0] (D6-D7 blower interrupt status)}
<byte 4505>
utiny value 
{}
<byte 4506>
{brick_status[3] (D2-D5 brick interrupt status)}
<byte 4506>
utiny value 
{}
<byte 4507>
{brick_status[2] (D2-D5 brick interrupt status)}
<byte 4507>
utiny value 
{}
<byte 4508>
{sdc_cmd_status (DB Battery Hold Up Time)}
<byte 4508>
utiny value 
{}
<byte 4509>
union fru_detect DA fru detect bits
<byte 4509>
{field (By field)}
<byte 4509>
tbits:1 brick0_present R
tbits:1 brick1_present R
tbits:1 brick2_present R
tbits:1 brick3_present R
tbits:1 blower0_present R
tbits:1 blower1_present R
tbits:2 rsvd R
{}
or fru_detect DA fru detect bits
<byte 4509>
utiny value As utiny
endunion fru_detect DA fru detect bits
<byte 4510>
{sdc_status (D9 SDC codeload and brick test results)}
<byte 4510>
utiny value 
{}
<byte 4511>
{tmp_status (D8 temperature interrupt status)}
<byte 4511>
utiny value 
{}
<byte 4512>
{sdc_cmd_data[3] (DC-DF Reserved)}
<byte 4512>
utiny value 
{}
<byte 4513>
{sdc_cmd_data[2] (DC-DF Reserved)}
<byte 4513>
utiny value 
{}
<byte 4514>
{sdc_cmd_data[1] (DC-DF Reserved)}
<byte 4514>
utiny value 
{}
<byte 4515>
{sdc_cmd_data[0] (DC-DF Reserved)}
<byte 4515>
utiny value 
{}
<byte 4516>
{scratch[3] (E0-EF R/W   Scratch Registers: Hardware team maintains right to reserve higher bytes if future Glue features need the space.)}
<byte 4516>
utiny value 
{}
<byte 4517>
{scratch[2] (E0-EF R/W   Scratch Registers: Hardware team maintains right to reserve higher bytes if future Glue features need the space.)}
<byte 4517>
utiny value 
{}
<byte 4518>
{scratch[1] (E0-EF R/W   Scratch Registers: Hardware team maintains right to reserve higher bytes if future Glue features need the space.)}
<byte 4518>
utiny value 
{}
<byte 4519>
{scratch[0] (E0-EF R/W   Scratch Registers: Hardware team maintains right to reserve higher bytes if future Glue features need the space.)}
<byte 4519>
utiny value 
{}
<byte 4520>
{scratch[7] (E0-EF R/W   Scratch Registers: Hardware team maintains right to reserve higher bytes if future Glue features need the space.)}
<byte 4520>
utiny value 
{}
<byte 4521>
{scratch[6] (E0-EF R/W   Scratch Registers: Hardware team maintains right to reserve higher bytes if future Glue features need the space.)}
<byte 4521>
utiny value 
{}
<byte 4522>
{scratch[5] (E0-EF R/W   Scratch Registers: Hardware team maintains right to reserve higher bytes if future Glue features need the space.)}
<byte 4522>
utiny value 
{}
<byte 4523>
{scratch[4] (E0-EF R/W   Scratch Registers: Hardware team maintains right to reserve higher bytes if future Glue features need the space.)}
<byte 4523>
utiny value 
{}
<byte 4524>
{scratch[11] (E0-EF R/W   Scratch Registers: Hardware team maintains right to reserve higher bytes if future Glue features need the space.)}
<byte 4524>
utiny value 
{}
<byte 4525>
{scratch[10] (E0-EF R/W   Scratch Registers: Hardware team maintains right to reserve higher bytes if future Glue features need the space.)}
<byte 4525>
utiny value 
{}
<byte 4526>
{scratch[9] (E0-EF R/W   Scratch Registers: Hardware team maintains right to reserve higher bytes if future Glue features need the space.)}
<byte 4526>
utiny value 
{}
<byte 4527>
{scratch[8] (E0-EF R/W   Scratch Registers: Hardware team maintains right to reserve higher bytes if future Glue features need the space.)}
<byte 4527>
utiny value 
{}
<byte 4528>
{scratch[15] (E0-EF R/W   Scratch Registers: Hardware team maintains right to reserve higher bytes if future Glue features need the space.)}
<byte 4528>
utiny value 
{}
<byte 4529>
{scratch[14] (E0-EF R/W   Scratch Registers: Hardware team maintains right to reserve higher bytes if future Glue features need the space.)}
<byte 4529>
utiny value 
{}
<byte 4530>
{scratch[13] (E0-EF R/W   Scratch Registers: Hardware team maintains right to reserve higher bytes if future Glue features need the space.)}
<byte 4530>
utiny value 
{}
<byte 4531>
{scratch[12] (E0-EF R/W   Scratch Registers: Hardware team maintains right to reserve higher bytes if future Glue features need the space.)}
<byte 4531>
utiny value 
{}
<byte 4532>
{rsvd12[3] (F0-FD Reserved)}
<byte 4532>
utiny value 
{}
<byte 4533>
{rsvd12[2] (F0-FD Reserved)}
<byte 4533>
utiny value 
{}
<byte 4534>
{rsvd12[1] (F0-FD Reserved)}
<byte 4534>
utiny value 
{}
<byte 4535>
{rsvd12[0] (F0-FD Reserved)}
<byte 4535>
utiny value 
{}
<byte 4536>
{rsvd12[7] (F0-FD Reserved)}
<byte 4536>
utiny value 
{}
<byte 4537>
{rsvd12[6] (F0-FD Reserved)}
<byte 4537>
utiny value 
{}
<byte 4538>
{rsvd12[5] (F0-FD Reserved)}
<byte 4538>
utiny value 
{}
<byte 4539>
{rsvd12[4] (F0-FD Reserved)}
<byte 4539>
utiny value 
{}
<byte 4540>
{rsvd12[11] (F0-FD Reserved)}
<byte 4540>
utiny value 
{}
<byte 4541>
{rsvd12[10] (F0-FD Reserved)}
<byte 4541>
utiny value 
{}
<byte 4542>
{rsvd12[9] (F0-FD Reserved)}
<byte 4542>
utiny value 
{}
<byte 4543>
{rsvd12[8] (F0-FD Reserved)}
<byte 4543>
utiny value 
{}
<byte 4544>
{glue_major_rev (FF Glue Major Revision)}
<byte 4544>
utiny value 
{}
<byte 4545>
{glue_minor_rev (FE Glue Minor Revision)}
<byte 4545>
utiny value 
{}
<byte 4546>
{rsvd12[13] (F0-FD Reserved)}
<byte 4546>
utiny value 
{}
<byte 4547>
{rsvd12[12] (F0-FD Reserved)}
<byte 4547>
utiny value 
{}
{}
<byte 4548>
do_not_display[768] union_pad Union Element Padding (DO NOT DISPLAY!)
endunion csr Glue CSR Registers
{}
<byte 5316>
{sprite (Sprite register save area)}
<byte 5316>
union csr Sprite CSR Registers
<byte 5316>
ulong[256] csra Sprite CSR Registers As Longwords
or csr Sprite CSR Registers
<byte 5316>
{csrfield (Sprite CSR Registers By Field)}
<byte 5316>
union pc_cba 000 ppc chip base address
<byte 5316>
{field (By field)}
<byte 5316>
lbits:4 rev R     Revision of Sprite
lbits:5 rsvd R     Reserved
lbits:23 reg_base_addr R/W   Register Base Address
{}
or pc_cba 000 ppc chip base address
<byte 5316>
ulong value As longword
endunion pc_cba 000 ppc chip base address
<byte 5320>
union pc_m0_a 004 ppc to DDR memory window 0 description
<byte 5320>
{field (By field)}
<byte 5320>
lbits:12 ddr_addr R/W   DDR base address, bits 35:xx
lbits:2 rsvd R     Reserved
lbits:2 byte_swap R/W   No swap, Quasar Emulation, or 32-bit Value Preserved
lbits:8 size R/W   Window size, 16MB -> 2GB
lbits:8 base_addr R/W   Sets bits 31:24 of base address
{}
or pc_m0_a 004 ppc to DDR memory window 0 description
<byte 5320>
ulong value As longword
endunion pc_m0_a 004 ppc to DDR memory window 0 description
<byte 5324>
union pc_m1_a 008 ppc to DDR memory window 1 description
<byte 5324>
{field (By field)}
<byte 5324>
lbits:12 ddr_addr R/W   DDR base address, bits 35:xx
lbits:2 rsvd R     Reserved
lbits:2 byte_swap R/W   No swap, Quasar Emulation, or 32-bit Value Preserved
lbits:8 size R/W   Window size, 16MB -> 2GB
lbits:8 base_addr R/W   Sets bits 31:24 of base address
{}
or pc_m1_a 008 ppc to DDR memory window 1 description
<byte 5324>
ulong value As longword
endunion pc_m1_a 008 ppc to DDR memory window 1 description
<byte 5328>
union pc_m2_a 00c ppc to DDR memory window 2 description
<byte 5328>
{field (By field)}
<byte 5328>
lbits:12 ddr_addr R/W   DDR base address, bits 35:xx
lbits:2 rsvd R     Reserved
lbits:2 byte_swap R/W   No swap, Quasar Emulation, or 32-bit Value Preserved
lbits:8 size R/W   Window size, 16MB -> 2GB
lbits:8 base_addr R/W   Sets bits 31:24 of base address
{}
or pc_m2_a 00c ppc to DDR memory window 2 description
<byte 5328>
ulong value As longword
endunion pc_m2_a 00c ppc to DDR memory window 2 description
<byte 5332>
union pc_m3_a 010 ppc to DDR memory window 3 description
<byte 5332>
{field (By field)}
<byte 5332>
lbits:12 ddr_addr R/W   DDR base address, bits 35:xx
lbits:2 rsvd R     Reserved
lbits:2 byte_swap R/W   No swap, Quasar Emulation, or 32-bit Value Preserved
lbits:8 size R/W   Window size, 16MB -> 2GB
lbits:8 base_addr R/W   Sets bits 31:24 of base address
{}
or pc_m3_a 010 ppc to DDR memory window 3 description
<byte 5332>
ulong value As longword
endunion pc_m3_a 010 ppc to DDR memory window 3 description
<byte 5336>
union pc_p0_a 014 ppc to PCIX0 memory space window description
<byte 5336>
{field (By field)}
<byte 5336>
lbits:2 byte_swap R/W   No swap, Quasar Emulation, or 32-bit Value Preserved
lbits:2 rsvd1 R     Reserved
lbits:12 size R/W   Window size, 1MB -> 2GB
lbits:4 rsvd R     Reserved
lbits:12 base_addr R/W   Sets bits 31:20 of base address
{}
or pc_p0_a 014 ppc to PCIX0 memory space window description
<byte 5336>
ulong value As longword
endunion pc_p0_a 014 ppc to PCIX0 memory space window description
<byte 5340>
{pc_p0_ua (018 ppc to PCIX0 upper address)}
<byte 5340>
ulong value 
{}
<byte 5344>
union pc_p1_a 01c ppc to PCIX1 memory space window description
<byte 5344>
{field (By field)}
<byte 5344>
lbits:2 byte_swap R/W   No swap, Quasar Emulation, or 32-bit Value Preserved
lbits:2 rsvd1 R     Reserved
lbits:12 size R/W   Window size, 1MB -> 2GB
lbits:4 rsvd R     Reserved
lbits:12 base_addr R/W   Sets bits 31:20 of base address
{}
or pc_p1_a 01c ppc to PCIX1 memory space window description
<byte 5344>
ulong value As longword
endunion pc_p1_a 01c ppc to PCIX1 memory space window description
<byte 5348>
{pc_p1_ua (020 ppc to PCIX1 upper address)}
<byte 5348>
ulong value 
{}
<byte 5352>
union pc_io_a 024 ppc lower IO address description
<byte 5352>
{field (By field)}
<byte 5352>
lbits:1 pcix_bus R/W   0 = PCIX0, 1 = PCIX1
lbits:1 rsvd R     Reserved
lbits:30 base_addr R/W   Sets bits 31:02 of base address
{}
or pc_io_a 024 ppc lower IO address description
<byte 5352>
ulong value As longword
endunion pc_io_a 024 ppc lower IO address description
<byte 5356>
union pc_dls 028 mirror data has left sprite counter
<byte 5356>
{field (By field)}
<byte 5356>
lbits:16 count R/WTI Count of writes to this reg.
lbits:16 rsvd R     Reserved
{}
or pc_dls 028 mirror data has left sprite counter
<byte 5356>
ulong value As longword
endunion pc_dls 028 mirror data has left sprite counter
<byte 5360>
union pc_cfg_add 02c ppc configuration address phase description
<byte 5360>
{field (By field)}
<byte 5360>
lbits:1 pcix_bus R/W   0 = PCIX0, 1 = PCIX1
lbits:1 rsvd1 R     Reserved
lbits:6 Register R/W   Register Number
lbits:3 Function R/W   Function Number
lbits:5 device R/W   Device Number
lbits:8 bus R/W   Bus Number
lbits:8 rsvd R     Reserved
{}
or pc_cfg_add 02c ppc configuration address phase description
<byte 5360>
ulong value As longword
endunion pc_cfg_add 02c ppc configuration address phase description
<byte 5364>
union pc_wtt 030 ppc watchdog transfer timeout
<byte 5364>
{field (By field)}
<byte 5364>
lbits:19 wd_lo R    Lower Bits of Count Value
lbits:8 wd_hi R/W  Programmable Extra Count Value
lbits:4 rsvd R    Reserved
lbits:1 wd_ena R/W  Watchdog Enable
{}
or pc_wtt 030 ppc watchdog transfer timeout
<byte 5364>
ulong value As longword
endunion pc_wtt 030 ppc watchdog transfer timeout
<byte 5368>
union pc_tt 034 ppc transfer timeout
<byte 5368>
{field (By field)}
<byte 5368>
lbits:16 ttcounter R/W   Transfer Timeout Counter
lbits:16 rsvd R     Reserved
{}
or pc_tt 034 ppc transfer timeout
<byte 5368>
ulong value As longword
endunion pc_tt 034 ppc transfer timeout
<byte 5372>
union pc_csr 038 ppc control and status
<byte 5372>
{field (By field)}
<byte 5372>
lbits:1 esum_ddr_me R/CLL DDR Memory Error Summary
lbits:1 esum_mir_me R/CLL Mirror Memory Error Summary
lbits:1 esum_xor_dma R/CLL XOR-DMA Error Summary
lbits:1 esum_que R/CLL Queue Error Summary
lbits:1 esum_pcix1 R/CLL PCIX1 Error Summary
lbits:1 esum_pcix0 R/CLL PCIX0 Error Summary
lbits:1 err_pcixae R/W1C PCIX Access Error
lbits:1 err_qrdpe R/W1C Queue Read Data Parity Error
lbits:1 err_ppcttoe R/W1C PowerPC Transfer TimeOut Error
lbits:1 err_ppcae R/W1C PowerPC Alignment Error
lbits:1 err_ppcwdpe R/W1C PowerPC Write Data Parity Err
lbits:1 err_ppcape R/W1C PowerPC Address Parity Error
lbits:1 err_ppclee R/W1C PowerPC Last Entry Error
lbits:1 err_ppc2pcixtoe R/W1C PowerPC-PCIX Transfer Timeout
lbits:1 ena_pcixae R/W   Enable PCIX Access Error
lbits:1 ena_qrdpe R/W   Enable Queue Rd Data Parity Er
lbits:1 ena_ppcttoe R/W   Enable PPC Transfer T.O. Error
lbits:1 ena_ppcae R/W   Enable PPC Alignment Error
lbits:1 ena_ppcwdpe R/W   Enable PPC Wrt Data Parity Err
lbits:1 ena_ppcape R/W   Enable PPC Address Parity Err
lbits:1 ena_ppclee R/W   Enable PPC Last Entry Error
lbits:1 ena_ppc2pcixtoe R/W   Enable PPC-PCIX Transfer T.O.
lbits:1 ena_p_int1 R/W   Ena PPC errs on INT1_L to Glue
lbits:1 ena_p_int0 R/W   Ena PPC errs on INT0_L to Glue
lbits:1 sel_pcixae R/W   Select P_INT(0/1)_L for pcixae
lbits:1 sel_qrddpe R/W   Select P_INT(0/1)_L for qrddpe
lbits:1 sel_ppcttoe R/W   Select P_INT(0/1)_L for ppcttoe
lbits:1 sel_ppcae R/W   Select P_INT(0/1)_L for ppcae
lbits:1 sel_ppcwdpe R/W   Select P_INT(0/1)_L for ppcwdpe
lbits:1 sel_ppcape R/W   Select P_INT(0/1)_L for ppcape
lbits:1 sel_ppclee R/W   Select P_INT(0/1)_L for ppclee
lbits:1 sel_ppc2pcixtoe R/W   Sel P_INT(0/1)_L 4 ppc2pcixtoe
{}
or pc_csr 038 ppc control and status
<byte 5372>
ulong value As longword
endunion pc_csr 038 ppc control and status
<byte 5376>
union pc_err 03c ppc error status
<byte 5376>
{field (By field)}
<byte 5376>
lbits:1 hlt_mirror R/W   Halt Mirror Block
lbits:1 hlt_pcix1 R/W   Halt PCIX 1 Block
lbits:1 hlt_pcix0 R/W   Halt PCIX 0 Block
lbits:1 hlt_queue R/W   Halt Queue Block
lbits:1 hlt_ddrm R/W   Halt DDR Memory Block
lbits:1 hlt_dma R/W   Halt DMA Block
lbits:1 ena_tea R/W   Enable Transfer Err Ack (TEA)
lbits:1 rsvd1 R     Reserved
lbits:1 chk_even_ap R/W   Set to Check Even Addr Parity
lbits:1 chk_even_wrp R/W   Set to Check Even WR Parity
lbits:1 chk_even_rdp R/W   Set to Check Even RD Parity
lbits:1 gen_even_wrp R/W   Set to Generate Even WR Parity
lbits:1 gen_even_rdp R/W   Set to Generate Even RD Parity
lbits:1 ppc_mode R/W   PowerPC Mode (1=7450 / 0=other)
lbits:1 clr_hltd_mirror R/W   Clear Mirror Halted Condition
lbits:1 clr_hltd_pcix1 R/W   Clear PCIX 1 Halted Condition
lbits:1 clr_hltd_pcix0 R/W   Clear PCIX 0 Halted Condition
lbits:1 clr_hltd_ddq R/W   Clear dma,ddrm,queue Halt Cond.
lbits:8 rsvd R     Reserved
lbits:1 hltd_mirror R     Mirror Halted
lbits:1 hltd_pcix1 R     PCIX 1 Halted
lbits:1 hltd_pcix0 R     PCIX 0 Halted
lbits:1 hltd_queue R     Queue Halted
lbits:1 hltd_ddrm R     DDR Memory Halted
lbits:1 hltd_dma R     DMA Halted
{}
or pc_err 03c ppc error status
<byte 5376>
ulong value As longword
endunion pc_err 03c ppc error status
<byte 5380>
{pc_io_data (040 ppc IO data (not configured; do not read))}
<byte 5380>
ulong value 
{}
<byte 5384>
{pc_cfg_data (044 ppc configuration data)}
<byte 5384>
ulong value 
{}
<byte 5388>
{pc_addr (048 ppc error address)}
<byte 5388>
ulong value 
{}
<byte 5392>
{pc_rev (04c sprite3 hardware build revision)}
<byte 5392>
ulong value 
{}
<byte 5396>
union pc_gen 050 sprite3 gpio control
<byte 5396>
{field (By field)}
<byte 5396>
lbits:1 gbic_amb0_l R/W   GBIC Amber LED0 Lo
lbits:1 gbic_amb1_l R/W   GBIC Amber LED1 Lo
lbits:1 gbic_amb2_l R/W   GBIC Amber LED2 Lo
lbits:1 gbic_amb3_l R/W   GBIC Amber LED3 Lo
lbits:1 gbic_amb4_l R/W   GBIC Amber LED4 Lo
lbits:1 gbic_amb5_l R/W   GBIC Amber LED5 Lo
lbits:1 gbic_amb6_l R/W   GBIC Amber LED6 Lo
lbits:1 gbic_amb7_l R/W   GBIC Amber LED7 Lo
lbits:1 gbic_amb8_l R/W   GBIC Amber LED8 Lo
lbits:1 gbic_amb9_l R/W   GBIC Amber LED9 Lo
lbits:1 sfp_dis_0 R/W   SFP Laser 0 Disable (dis=1)
lbits:1 sfp_dis_1 R/W   SFP Laser 1 Disable (dis=1)
lbits:1 sfp_dis_2 R/W   SFP Laser 2 Disable (dis=1)
lbits:1 sfp_dis_3 R/W   SFP Laser 3 Disable (dis=1)
lbits:1 sfp_dis_4 R/W   SFP Laser 4 Disable (dis=1)
lbits:1 sfp_dis_5 R/W   SFP Laser 5 Disable (dis=1)
lbits:1 sfp_dis_6 R/W   SFP Laser 6 Disable (dis=1)
lbits:1 sfp_dis_7 R/W   SFP Laser 7 Disable (dis=1)
lbits:1 sfp_dis_8 R/W   SFP Laser 8 Disable (dis=1)
lbits:1 sfp_dis_9 R/W   SFP Laser 9 Disable (dis=1)
lbits:6 rsvd1 R/W   Reserved 3.3V LVTTL
lbits:6 rsvd R/W   Reserved 2.5V CMOS
{}
or pc_gen 050 sprite3 gpio control
<byte 5396>
ulong value As longword
endunion pc_gen 050 sprite3 gpio control
<byte 5400>
union pc_pll 054 sprite3 pll config
<byte 5400>
{field (By field)}
<byte 5400>
lbits:2 pll_phase_m_cnt R/W  PLL phase shift for m counter
lbits:2 pll_phase_c0 R/W  PLL phase shift for clock C0
lbits:2 pll_phase_c1 R/W  PLL phase shift for clock C1
lbits:2 pll_phase_c2 R/W  PLL phase shift for clock C2
lbits:2 pll_phase_c3 R/W  PLL phase shift for clock C3
lbits:2 pll_phase_c4 R/W  PLL phase shift for clock C4
lbits:2 pll_phase_c5 R/W  PLL phase shift for clock C5
lbits:1 rsvd1 R/W  Reserved
lbits:1 e_scan_done_ck R/W  Enable scan done check
lbits:7 pll_delay_parms R/W  PLL delay parameters
lbits:8 rsvd R/W  Reserved
lbits:1 pll_recon_w_e R/W  PLL reconfig write enable
{}
or pc_pll 054 sprite3 pll config
<byte 5400>
ulong value As longword
endunion pc_pll 054 sprite3 pll config
<byte 5404>
{rsvd2[0] (058 - 05c unused)}
<byte 5404>
ulong value 
{}
<byte 5408>
{rsvd2[1] (058 - 05c unused)}
<byte 5408>
ulong value 
{}
<byte 5412>
union p0_mem_0 060 pcix0 to DDR window 0 description
<byte 5412>
{field (By field)}
<byte 5412>
lbits:12 size R/W   Window size, 32MB -> 32GB
lbits:20 base_addr R/W   Sets bits 45:25 of base address
{}
or p0_mem_0 060 pcix0 to DDR window 0 description
<byte 5412>
ulong value As longword
endunion p0_mem_0 060 pcix0 to DDR window 0 description
<byte 5416>
union p0_sel_tra_0 064 pcix0 to DDR window 0 select address translation bits
<byte 5416>
{field (By field)}
<byte 5416>
lbits:12 rsvd R     Reserved
lbits:20 trans_sel R/W   Selects Translation bits 45:25
{}
or p0_sel_tra_0 064 pcix0 to DDR window 0 select address translation bits
<byte 5416>
ulong value As longword
endunion p0_sel_tra_0 064 pcix0 to DDR window 0 select address translation bits
<byte 5420>
union p0_tra_0 068 pcix0 to DDR window 0 address translation value
<byte 5420>
{field (By field)}
<byte 5420>
lbits:12 rsvd R     Reserved
lbits:20 trans_val R/W   Translation Value, bits 45:25
{}
or p0_tra_0 068 pcix0 to DDR window 0 address translation value
<byte 5420>
ulong value As longword
endunion p0_tra_0 068 pcix0 to DDR window 0 address translation value
<byte 5424>
union p0_mem_1 06c pcix0 to DDR window 1 description
<byte 5424>
{field (By field)}
<byte 5424>
lbits:12 size R/W   Window size, 32MB -> 32GB
lbits:20 base_addr R/W   Sets bits 45:25 of base address
{}
or p0_mem_1 06c pcix0 to DDR window 1 description
<byte 5424>
ulong value As longword
endunion p0_mem_1 06c pcix0 to DDR window 1 description
<byte 5428>
union p0_sel_tra_1 070 pcix0 to DDR window 1 select address translation bits
<byte 5428>
{field (By field)}
<byte 5428>
lbits:12 rsvd R     Reserved
lbits:20 trans_sel R/W   Selects Translation bits 45:25
{}
or p0_sel_tra_1 070 pcix0 to DDR window 1 select address translation bits
<byte 5428>
ulong value As longword
endunion p0_sel_tra_1 070 pcix0 to DDR window 1 select address translation bits
<byte 5432>
union p0_tra_1 074 pcix0 to DDR window 1 address translation value
<byte 5432>
{field (By field)}
<byte 5432>
lbits:12 rsvd R     Reserved
lbits:20 trans_val R/W   Translation Value, bits 45:25
{}
or p0_tra_1 074 pcix0 to DDR window 1 address translation value
<byte 5432>
ulong value As longword
endunion p0_tra_1 074 pcix0 to DDR window 1 address translation value
<byte 5436>
union p0_csr 078 pcix0 control and status
<byte 5436>
{field (By field)}
<byte 5436>
lbits:1 err_mabort R/W1C Sprite performed a Master Abort
lbits:1 err_tabort R/W1C Sprite received a Target Abort
lbits:1 err_sa_serr R/W1C Sprite asserted SERR
lbits:1 err_sd_serr R/W1C Sprite detected SERR
lbits:1 err_perr R/W1C PERR asserted
lbits:1 err_scit R/W1C SC Invalid Termination PCIX Errors:
lbits:1 err_uesc R/W1C UnExpected SC
lbits:1 err_scemr R/W1C SC Error Message or SC Received
lbits:1 err_irce R/W1C Initiator Retry-Count Exceeded Split-Completion (SC) Errors:
lbits:1 err_trce R/W1C Target Retry-Count Exceeded
lbits:1 err_bcmm R/W1C Bite-Count (BC) MisMatch (Transaction BC != BC in FIFO) Sprite Retry-Counts Exceeded:
lbits:1 err_terpe R/W1C Transaction Entry RD Parity Err
lbits:1 err_tlmm R/W1C Transaction Length MisMatch
lbits:1 err_scce R/W1C Split-Completion Count Exceeded
lbits:1 rsvd R     Reserved
lbits:1 err_nbofisd R/W1C No Beginning-Of-Frame or Invalid Single Destination
lbits:1 sel_mabort R/W   Select P_INT(0/1)_L for mabort
lbits:1 sel_tabort R/W   Select P_INT(0/1)_L for tabort
lbits:1 sel_sa_serr R/W   Select P_INT(0/1)_L for sa_serr
lbits:1 sel_sd_serr R/W   Select P_INT(0/1)_L for sd_serr
lbits:1 sel_perr R/W   Select P_INT(0/1)_L for perr
lbits:1 sel_scit R/W   Select P_INT(0/1)_L for scit
lbits:1 sel_uesc R/W   Select P_INT(0/1)_L for uesc
lbits:1 sel_scemr R/W   Select P_INT(0/1)_L for scemr
lbits:1 sel_irce R/W   Select P_INT(0/1)_L for irce
lbits:1 sel_trce R/W   Select P_INT(0/1)_L for trce
lbits:1 sel_bcmm R/W   Select P_INT(0/1)_L for bcmm
lbits:1 sel_terpe R/W   Select P_INT(0/1)_L for terpe
lbits:1 sel_tlmm R/W   Select P_INT(0/1)_L for tlmm
lbits:1 sel_scce R/W   Select P_INT(0/1)_L for scce
lbits:1 sel_bt32bm R/W   Select P_INT(0/1)_L for bt32bm
lbits:1 sel_nbofisd R/W   Select P_INT(0/1)_L for nbofisd
{}
or p0_csr 078 pcix0 control and status
<byte 5436>
ulong value As longword
endunion p0_csr 078 pcix0 control and status
<byte 5440>
union p0_ecr 07c pcix0 error counters
<byte 5440>
{field (By field)}
<byte 5440>
lbits:12 sc_delay R/W   Split-Completion Delay
lbits:10 i_retries R/W   Initiator Retry Count
lbits:10 t_retries R/W   Target Retry Count (N/A Mirror)
{}
or p0_ecr 07c pcix0 error counters
<byte 5440>
ulong value As longword
endunion p0_ecr 07c pcix0 error counters
<byte 5444>
union p0_edr 080 pcix0 error disables
<byte 5444>
{field (By field)}
<byte 5444>
lbits:1 dis_mabort R/W   Sprite performed a Master Abort
lbits:1 dis_tabort R/W   Sprite received a Target Abort
lbits:1 dis_sa_serr R/W   Sprite asserted SERR
lbits:1 dis_sd_serr R/W   Sprite detected SERR
lbits:1 dis_perr R/W   PERR asserted
lbits:1 dis_scit R/W   SC Invalid Termination PCIX Errors:
lbits:1 dis_uesc R/W   UnExpected SC
lbits:1 dis_scemr R/W   SC Error Message or SC Received
lbits:1 dis_irce R/W   Initiator Retry-Count Exceeded Split-Completion (SC) Errors:
lbits:1 dis_trce R/W   Target Retry-Count Exceeded
lbits:1 dis_bcmm R/W   Bite-Count (BC) MisMatch (Transaction BC != BC in FIFO) Sprite Retry-Counts Exceeded:
lbits:1 dis_terpe R/W   Transaction Entry RD Parity Err
lbits:1 dis_tlmm R/W   Transaction Length MisMatch
lbits:1 dis_scce R/W   Split-Completion Count Exceeded
lbits:1 rsvd1 R     Reserved
lbits:1 dis_nbofisd R/W   No Beginning-Of-Frame or Invalid Single Destination
lbits:1 dis_scwopsr R/W   Split-Completion without a previous Split-Response
lbits:13 rsvd R     Reserved DISABLE interrupts from:
lbits:1 ignore_mir_bad R/W   Sprite ignores err_mir_bad bit (rsvd in p0_csr & p1_csr)
lbits:1 ena_perr_serr R/W   Enable PERR and SERR
{}
or p0_edr 080 pcix0 error disables
<byte 5444>
ulong value As longword
endunion p0_edr 080 pcix0 error disables
<byte 5448>
union p0_pcix_atr 084 pcix0 attributes
<byte 5448>
{field (By field)}
<byte 5448>
lbits:8 rsvd1 R     Reserved
lbits:3 function R/W   Transaction Function Number
lbits:5 device R/W   Transaction Device Number
lbits:8 bus R/W   Transaction Bus Number
lbits:5 tag R/W   Transaction Tag Number
lbits:3 rsvd R     Reserved
{}
or p0_pcix_atr 084 pcix0 attributes
<byte 5448>
ulong value As longword
endunion p0_pcix_atr 084 pcix0 attributes
<byte 5452>
union p0_csr2 088 pcix0 control and status continued
<byte 5452>
{field (By field                     previous Split-Response)}
<byte 5452>
lbits:1 err_scwopsr R/W1C Split-Completion without a
lbits:14 rsvd1 R     Reserved
lbits:1 err_mir_bad R/W1C Mirror Not Present or Not OK (rsvd in p0_csr & p1_csr)
lbits:1 sel_scwopsr R/W   Select P_INT(0/1)_L for scnosr
lbits:14 rsvd R     Reserved
lbits:1 sel_mir_bad R/W   Sprite P_INT(0/1)_L for scnosr (rsvd in p0_csr & p1_csr)
{}
or p0_csr2 088 pcix0 control and status continued
<byte 5452>
ulong value As longword
endunion p0_csr2 088 pcix0 control and status continued
<byte 5456>
{rsvd3[0] (08c - 09c unused)}
<byte 5456>
ulong value 
{}
<byte 5460>
{rsvd3[1] (08c - 09c unused)}
<byte 5460>
ulong value 
{}
<byte 5464>
{rsvd3[2] (08c - 09c unused)}
<byte 5464>
ulong value 
{}
<byte 5468>
{rsvd3[3] (08c - 09c unused)}
<byte 5468>
ulong value 
{}
<byte 5472>
{rsvd3[4] (08c - 09c unused)}
<byte 5472>
ulong value 
{}
<byte 5476>
union p1_mem_0 0a0 pcix1 to DDR window 0 description
<byte 5476>
{field (By field)}
<byte 5476>
lbits:12 size R/W   Window size, 32MB -> 32GB
lbits:20 base_addr R/W   Sets bits 45:25 of base address
{}
or p1_mem_0 0a0 pcix1 to DDR window 0 description
<byte 5476>
ulong value As longword
endunion p1_mem_0 0a0 pcix1 to DDR window 0 description
<byte 5480>
union p1_sel_tra_0 0a4 pcix1 to DDR window 0 select address translation bits
<byte 5480>
{field (By field)}
<byte 5480>
lbits:12 rsvd R     Reserved
lbits:20 trans_sel R/W   Selects Translation bits 45:25
{}
or p1_sel_tra_0 0a4 pcix1 to DDR window 0 select address translation bits
<byte 5480>
ulong value As longword
endunion p1_sel_tra_0 0a4 pcix1 to DDR window 0 select address translation bits
<byte 5484>
union p1_tra_0 0a8 pcix1 to DDR window 0 address translation value
<byte 5484>
{field (By field)}
<byte 5484>
lbits:12 rsvd R     Reserved
lbits:20 trans_val R/W   Translation Value, bits 45:25
{}
or p1_tra_0 0a8 pcix1 to DDR window 0 address translation value
<byte 5484>
ulong value As longword
endunion p1_tra_0 0a8 pcix1 to DDR window 0 address translation value
<byte 5488>
union p1_mem_1 0ac pcix1 to DDR window 1 description
<byte 5488>
{field (By field)}
<byte 5488>
lbits:12 size R/W   Window size, 32MB -> 32GB
lbits:20 base_addr R/W   Sets bits 45:25 of base address
{}
or p1_mem_1 0ac pcix1 to DDR window 1 description
<byte 5488>
ulong value As longword
endunion p1_mem_1 0ac pcix1 to DDR window 1 description
<byte 5492>
union p1_sel_tra_1 0b0 pcix1 to DDR window 1 select address translation bits
<byte 5492>
{field (By field)}
<byte 5492>
lbits:12 rsvd R     Reserved
lbits:20 trans_sel R/W   Selects Translation bits 45:25
{}
or p1_sel_tra_1 0b0 pcix1 to DDR window 1 select address translation bits
<byte 5492>
ulong value As longword
endunion p1_sel_tra_1 0b0 pcix1 to DDR window 1 select address translation bits
<byte 5496>
union p1_tra_1 0b4 pcix1 to DDR window 1 address translation value
<byte 5496>
{field (By field)}
<byte 5496>
lbits:12 rsvd R     Reserved
lbits:20 trans_val R/W   Translation Value, bits 45:25
{}
or p1_tra_1 0b4 pcix1 to DDR window 1 address translation value
<byte 5496>
ulong value As longword
endunion p1_tra_1 0b4 pcix1 to DDR window 1 address translation value
<byte 5500>
union p1_csr 0b8 pcix1 control and status
<byte 5500>
{field (By field)}
<byte 5500>
lbits:1 err_mabort R/W1C Sprite performed a Master Abort
lbits:1 err_tabort R/W1C Sprite received a Target Abort
lbits:1 err_sa_serr R/W1C Sprite asserted SERR
lbits:1 err_sd_serr R/W1C Sprite detected SERR
lbits:1 err_perr R/W1C PERR asserted
lbits:1 err_scit R/W1C SC Invalid Termination PCIX Errors:
lbits:1 err_uesc R/W1C UnExpected SC
lbits:1 err_scemr R/W1C SC Error Message or SC Received
lbits:1 err_irce R/W1C Initiator Retry-Count Exceeded Split-Completion (SC) Errors:
lbits:1 err_trce R/W1C Target Retry-Count Exceeded
lbits:1 err_bcmm R/W1C Bite-Count (BC) MisMatch (Transaction BC != BC in FIFO) Sprite Retry-Counts Exceeded:
lbits:1 err_terpe R/W1C Transaction Entry RD Parity Err
lbits:1 err_tlmm R/W1C Transaction Length MisMatch
lbits:1 err_scce R/W1C Split-Completion Count Exceeded
lbits:1 rsvd R     Reserved
lbits:1 err_nbofisd R/W1C No Beginning-Of-Frame or Invalid Single Destination
lbits:1 sel_mabort R/W   Select P_INT(0/1)_L for mabort
lbits:1 sel_tabort R/W   Select P_INT(0/1)_L for tabort
lbits:1 sel_sa_serr R/W   Select P_INT(0/1)_L for sa_serr
lbits:1 sel_sd_serr R/W   Select P_INT(0/1)_L for sd_serr
lbits:1 sel_perr R/W   Select P_INT(0/1)_L for perr
lbits:1 sel_scit R/W   Select P_INT(0/1)_L for scit
lbits:1 sel_uesc R/W   Select P_INT(0/1)_L for uesc
lbits:1 sel_scemr R/W   Select P_INT(0/1)_L for scemr
lbits:1 sel_irce R/W   Select P_INT(0/1)_L for irce
lbits:1 sel_trce R/W   Select P_INT(0/1)_L for trce
lbits:1 sel_bcmm R/W   Select P_INT(0/1)_L for bcmm
lbits:1 sel_terpe R/W   Select P_INT(0/1)_L for terpe
lbits:1 sel_tlmm R/W   Select P_INT(0/1)_L for tlmm
lbits:1 sel_scce R/W   Select P_INT(0/1)_L for scce
lbits:1 sel_bt32bm R/W   Select P_INT(0/1)_L for bt32bm
lbits:1 sel_nbofisd R/W   Select P_INT(0/1)_L for nbofisd
{}
or p1_csr 0b8 pcix1 control and status
<byte 5500>
ulong value As longword
endunion p1_csr 0b8 pcix1 control and status
<byte 5504>
union p1_ecr 0bc pcix1 error counters
<byte 5504>
{field (By field)}
<byte 5504>
lbits:12 sc_delay R/W   Split-Completion Delay
lbits:10 i_retries R/W   Initiator Retry Count
lbits:10 t_retries R/W   Target Retry Count (N/A Mirror)
{}
or p1_ecr 0bc pcix1 error counters
<byte 5504>
ulong value As longword
endunion p1_ecr 0bc pcix1 error counters
<byte 5508>
union p1_edr 0c0 pcix1 error disables
<byte 5508>
{field (By field)}
<byte 5508>
lbits:1 dis_mabort R/W   Sprite performed a Master Abort
lbits:1 dis_tabort R/W   Sprite received a Target Abort
lbits:1 dis_sa_serr R/W   Sprite asserted SERR
lbits:1 dis_sd_serr R/W   Sprite detected SERR
lbits:1 dis_perr R/W   PERR asserted
lbits:1 dis_scit R/W   SC Invalid Termination PCIX Errors:
lbits:1 dis_uesc R/W   UnExpected SC
lbits:1 dis_scemr R/W   SC Error Message or SC Received
lbits:1 dis_irce R/W   Initiator Retry-Count Exceeded Split-Completion (SC) Errors:
lbits:1 dis_trce R/W   Target Retry-Count Exceeded
lbits:1 dis_bcmm R/W   Bite-Count (BC) MisMatch (Transaction BC != BC in FIFO) Sprite Retry-Counts Exceeded:
lbits:1 dis_terpe R/W   Transaction Entry RD Parity Err
lbits:1 dis_tlmm R/W   Transaction Length MisMatch
lbits:1 dis_scce R/W   Split-Completion Count Exceeded
lbits:1 rsvd1 R     Reserved
lbits:1 dis_nbofisd R/W   No Beginning-Of-Frame or Invalid Single Destination
lbits:1 dis_scwopsr R/W   Split-Completion without a previous Split-Response
lbits:13 rsvd R     Reserved DISABLE interrupts from:
lbits:1 ignore_mir_bad R/W   Sprite ignores err_mir_bad bit (rsvd in p0_csr & p1_csr)
lbits:1 ena_perr_serr R/W   Enable PERR and SERR
{}
or p1_edr 0c0 pcix1 error disables
<byte 5508>
ulong value As longword
endunion p1_edr 0c0 pcix1 error disables
<byte 5512>
union p1_pcix_atr 0c4 pcix1 attributes
<byte 5512>
{field (By field)}
<byte 5512>
lbits:8 rsvd1 R     Reserved
lbits:3 function R/W   Transaction Function Number
lbits:5 device R/W   Transaction Device Number
lbits:8 bus R/W   Transaction Bus Number
lbits:5 tag R/W   Transaction Tag Number
lbits:3 rsvd R     Reserved
{}
or p1_pcix_atr 0c4 pcix1 attributes
<byte 5512>
ulong value As longword
endunion p1_pcix_atr 0c4 pcix1 attributes
<byte 5516>
union p1_csr2 0c8 pcix1 control and status continued
<byte 5516>
{field (By field                     previous Split-Response)}
<byte 5516>
lbits:1 err_scwopsr R/W1C Split-Completion without a
lbits:14 rsvd1 R     Reserved
lbits:1 err_mir_bad R/W1C Mirror Not Present or Not OK (rsvd in p0_csr & p1_csr)
lbits:1 sel_scwopsr R/W   Select P_INT(0/1)_L for scnosr
lbits:14 rsvd R     Reserved
lbits:1 sel_mir_bad R/W   Sprite P_INT(0/1)_L for scnosr (rsvd in p0_csr & p1_csr)
{}
or p1_csr2 0c8 pcix1 control and status continued
<byte 5516>
ulong value As longword
endunion p1_csr2 0c8 pcix1 control and status continued
<byte 5520>
{rsvd4[0] (0cc - 0dc unused)}
<byte 5520>
ulong value 
{}
<byte 5524>
{rsvd4[1] (0cc - 0dc unused)}
<byte 5524>
ulong value 
{}
<byte 5528>
{rsvd4[2] (0cc - 0dc unused)}
<byte 5528>
ulong value 
{}
<byte 5532>
{rsvd4[3] (0cc - 0dc unused)}
<byte 5532>
ulong value 
{}
<byte 5536>
{rsvd4[4] (0cc - 0dc unused)}
<byte 5536>
ulong value 
{}
<byte 5540>
union q_mir 0e0 mirror window description
<byte 5540>
{field (By field)}
<byte 5540>
lbits:12 size R/W   Window size, 32MB -> 32GB
lbits:9 rsvd R     Reserved
lbits:11 base_addr R/W   Sets bits 35:25 of base address
{}
or q_mir 0e0 mirror window description
<byte 5540>
ulong value As longword
endunion q_mir 0e0 mirror window description
<byte 5544>
union q_wsb 0e4 write sensitive base
<byte 5544>
{field (By field)}
<byte 5544>
lbits:1 ena_perf_int R/W   Enable Performance Interrupt
lbits:31 base_addr R/W   Sets bits 35:5 of base address
{}
or q_wsb 0e4 write sensitive base
<byte 5544>
ulong value As longword
endunion q_wsb 0e4 write sensitive base
<byte 5548>
union q_pint 0e8 performance interrupt
<byte 5548>
{field (By field)}
<byte 5548>
lbits:1 wsa000 R/W1C Write Sensitive Area 0x000
lbits:1 wsa020 R/W1C Write Sensitive Area 0x020
lbits:1 wsa040 R/W1C Write Sensitive Area 0x040
lbits:1 wsa060 R/W1C Write Sensitive Area 0x060
lbits:1 wsa080 R/W1C Write Sensitive Area 0x080
lbits:1 wsa0A0 R/W1C Write Sensitive Area 0x0A0
lbits:1 wsa0C0 R/W1C Write Sensitive Area 0x0C0
lbits:1 wsa0E0 R/W1C Write Sensitive Area 0x0E0
lbits:1 wsa100 R/W1C Write Sensitive Area 0x100
lbits:1 wsa120 R/W1C Write Sensitive Area 0x120
lbits:1 wsa140 R/W1C Write Sensitive Area 0x140
lbits:1 wsa160 R/W1C Write Sensitive Area 0x160
lbits:1 wsa180 R/W1C Write Sensitive Area 0x180
lbits:1 wsa1A0 R/W1C Write Sensitive Area 0x1A0
lbits:1 wsa1C0 R/W1C Write Sensitive Area 0x1C0
lbits:1 wsa1E0 R/W1C Write Sensitive Area 0x1E0
lbits:1 wsa200 R/W1C Write Sensitive Area 0x200
lbits:1 wsa220 R/W1C Write Sensitive Area 0x220
lbits:1 wsa240 R/W1C Write Sensitive Area 0x240
lbits:1 wsa260 R/W1C Write Sensitive Area 0x260
lbits:1 wsa280 R/W1C Write Sensitive Area 0x280
lbits:1 wsa2A0 R/W1C Write Sensitive Area 0x2A0
lbits:1 wsa2C0 R/W1C Write Sensitive Area 0x2C0
lbits:1 wsa2E0 R/W1C Write Sensitive Area 0x2E0
lbits:1 wsa300 R/W1C Write Sensitive Area 0x300
lbits:1 wsa320 R/W1C Write Sensitive Area 0x320
lbits:1 wsa340 R/W1C Write Sensitive Area 0x340
lbits:1 wrt_mir_dls R/W1C Write to Mirror Data has Left Sprite register
lbits:1 dma_cmp_err R/W1C XOR-DMA Compare Error
lbits:1 dma_complete R/W1C XOR-DMA Operation Completed
lbits:1 int1 R/W1C INT_IN_1_L is asserted
lbits:1 int0 R/W1C INT_IN_0_L is asserted
{}
or q_pint 0e8 performance interrupt
<byte 5548>
ulong value As longword
endunion q_pint 0e8 performance interrupt
<byte 5552>
union q_csr 0ec queue control and status
<byte 5552>
{field (By field)}
<byte 5552>
lbits:1 err_mir_bad R/W1C Mirror Not Present or Not OK
lbits:1 err_qdid R/W1C Queue Detected an Invalid Destination
lbits:6 rsvd2 R     Reserved
lbits:1 ena_mir_bad R/W   Enable mir_bad to error & halt
lbits:1 ena_qdid R/W   Enable qdid to error & halt
lbits:6 rsvd1 R     Reserved
lbits:1 sel_mir_bad R/W   Select P_INT(0/1)_L for mir_bad
lbits:1 sel_qdid R/W   Select P_INT(0/1)_L for qdid
lbits:12 rsvd R     Reserved
lbits:1 gp2ppc_rd R/W   Give priority to PowerPC Read transactions
lbits:1 max_xfer_len R/W   Max. Xfer Length 0=1K, 1=2K
{}
or q_csr 0ec queue control and status
<byte 5552>
ulong value As longword
endunion q_csr 0ec queue control and status
<byte 5556>
union q_egen 0f0 error generation
<byte 5556>
{field (By field)}
<byte 5556>
lbits:3 pdf R/W   Port Detector Field
lbits:1 qrice R/W   Queue Received an Invalid Command Entry
lbits:1 tmpdb R/W   Transaction Missing Proper Destination Bit
lbits:1 twalanob R/W   Transaction With a Low Actual Number of Bytes
lbits:1 peifte R/W   Parity Error in First Transaction Entry
lbits:1 twnleb R/W   Transaction With No Last-Entry Bit
lbits:1 twnfeb R/W   Transaction With No First-Entry Bit
lbits:23 rsvd R     Reserved
{}
or q_egen 0f0 error generation
<byte 5556>
ulong value As longword
endunion q_egen 0f0 error generation
<byte 5560>
union q_pcix 0f4 pci-x arbitration and bootstrapping - new for sprite3
<byte 5560>
{field (By field)}
<byte 5560>
lbits:2 ctrl1 R/W  PCIX0 Arb Control
lbits:2 state1 R    PCIX0 Arb State
lbits:2 ctrl0 R/W  PCIX1 Arb Control
lbits:2 state0 R    PCIX1 Arb State
lbits:16 rsvd2 R    Reserved
lbits:1 pcix1_init_stop_l R/W  PCIX1 Initialization value for Stop_l
lbits:1 pcix1_init_trdy_l R/W  PCIX1 Initialization value for Trdy_l
lbits:1 rsvd1 R    Reserved
lbits:1 pcix1_init_req64_l R/W  PCIX1 Initialization value for Req64_l
lbits:1 pcix0_init_stop_l R/W  PCIX0 Initialization value for Stop_l
lbits:1 pcix0_init_trdy_l R/W  PCIX0 Initialization value for Trdy_l
lbits:1 rsvd R    Reserved
lbits:1 pcix0_init_req64_l R/W  PCIX0 Initialization value for Req64_l
{}
or q_pcix 0f4 pci-x arbitration and bootstrapping - new for sprite3
<byte 5560>
ulong value As longword
endunion q_pcix 0f4 pci-x arbitration and bootstrapping - new for sprite3
<byte 5564>
{rsvd5[0] (0f8 - 0fc unused)}
<byte 5564>
ulong value 
{}
<byte 5568>
{rsvd5[1] (0f8 - 0fc unused)}
<byte 5568>
ulong value 
{}
<byte 5572>
union mir_csr 100 mirror control and status
<byte 5572>
{field (By field)}
<byte 5572>
lbits:1 err_mabort R/W1C Sprite performed a Master Abort
lbits:1 err_tabort R/W1C Sprite received a Target Abort
lbits:1 err_sa_serr R/W1C Sprite asserted SERR
lbits:1 err_sd_serr R/W1C Sprite detected SERR
lbits:1 err_perr R/W1C PERR asserted
lbits:1 err_scit R/W1C SC Invalid Termination PCIX Errors:
lbits:1 err_uesc R/W1C UnExpected SC
lbits:1 err_scemr R/W1C SC Error Message or SC Received
lbits:1 err_irce R/W1C Initiator Retry-Count Exceeded Split-Completion (SC) Errors:
lbits:1 err_trce R/W1C Target Retry-Count Exceeded
lbits:1 err_bcmm R/W1C Bite-Count (BC) MisMatch (Transaction BC != BC in FIFO) Sprite Retry-Counts Exceeded:
lbits:1 err_terpe R/W1C Transaction Entry RD Parity Err
lbits:1 err_tlmm R/W1C Transaction Length MisMatch
lbits:1 err_scce R/W1C Split-Completion Count Exceeded
lbits:1 rsvd R     Reserved
lbits:1 err_nbofisd R/W1C No Beginning-Of-Frame or Invalid Single Destination
lbits:1 sel_mabort R/W   Select P_INT(0/1)_L for mabort
lbits:1 sel_tabort R/W   Select P_INT(0/1)_L for tabort
lbits:1 sel_sa_serr R/W   Select P_INT(0/1)_L for sa_serr
lbits:1 sel_sd_serr R/W   Select P_INT(0/1)_L for sd_serr
lbits:1 sel_perr R/W   Select P_INT(0/1)_L for perr
lbits:1 sel_scit R/W   Select P_INT(0/1)_L for scit
lbits:1 sel_uesc R/W   Select P_INT(0/1)_L for uesc
lbits:1 sel_scemr R/W   Select P_INT(0/1)_L for scemr
lbits:1 sel_irce R/W   Select P_INT(0/1)_L for irce
lbits:1 sel_trce R/W   Select P_INT(0/1)_L for trce
lbits:1 sel_bcmm R/W   Select P_INT(0/1)_L for bcmm
lbits:1 sel_terpe R/W   Select P_INT(0/1)_L for terpe
lbits:1 sel_tlmm R/W   Select P_INT(0/1)_L for tlmm
lbits:1 sel_scce R/W   Select P_INT(0/1)_L for scce
lbits:1 sel_bt32bm R/W   Select P_INT(0/1)_L for bt32bm
lbits:1 sel_nbofisd R/W   Select P_INT(0/1)_L for nbofisd
{}
or mir_csr 100 mirror control and status
<byte 5572>
ulong value As longword
endunion mir_csr 100 mirror control and status
<byte 5576>
union mir_ecr 104 mirror error counters
<byte 5576>
{field (By field)}
<byte 5576>
lbits:12 sc_delay R/W   Split-Completion Delay
lbits:10 i_retries R/W   Initiator Retry Count
lbits:10 t_retries R/W   Target Retry Count (N/A Mirror)
{}
or mir_ecr 104 mirror error counters
<byte 5576>
ulong value As longword
endunion mir_ecr 104 mirror error counters
<byte 5580>
union mir_edr 108 mirror error disables
<byte 5580>
{field (By field)}
<byte 5580>
lbits:1 dis_mabort R/W   Sprite performed a Master Abort
lbits:1 dis_tabort R/W   Sprite received a Target Abort
lbits:1 dis_sa_serr R/W   Sprite asserted SERR
lbits:1 dis_sd_serr R/W   Sprite detected SERR
lbits:1 dis_perr R/W   PERR asserted
lbits:1 dis_scit R/W   SC Invalid Termination PCIX Errors:
lbits:1 dis_uesc R/W   UnExpected SC
lbits:1 dis_scemr R/W   SC Error Message or SC Received
lbits:1 dis_irce R/W   Initiator Retry-Count Exceeded Split-Completion (SC) Errors:
lbits:1 dis_trce R/W   Target Retry-Count Exceeded
lbits:1 dis_bcmm R/W   Bite-Count (BC) MisMatch (Transaction BC != BC in FIFO) Sprite Retry-Counts Exceeded:
lbits:1 dis_terpe R/W   Transaction Entry RD Parity Err
lbits:1 dis_tlmm R/W   Transaction Length MisMatch
lbits:1 dis_scce R/W   Split-Completion Count Exceeded
lbits:1 rsvd1 R     Reserved
lbits:1 dis_nbofisd R/W   No Beginning-Of-Frame or Invalid Single Destination
lbits:1 dis_scwopsr R/W   Split-Completion without a previous Split-Response
lbits:13 rsvd R     Reserved DISABLE interrupts from:
lbits:1 ignore_mir_bad R/W   Sprite ignores err_mir_bad bit (rsvd in p0_csr & p1_csr)
lbits:1 ena_perr_serr R/W   Enable PERR and SERR
{}
or mir_edr 108 mirror error disables
<byte 5580>
ulong value As longword
endunion mir_edr 108 mirror error disables
<byte 5584>
union mir_pcix_atr 10c mirror pcix attributes
<byte 5584>
{field (By field)}
<byte 5584>
lbits:8 rsvd1 R     Reserved
lbits:3 function R/W   Transaction Function Number
lbits:5 device R/W   Transaction Device Number
lbits:8 bus R/W   Transaction Bus Number
lbits:5 tag R/W   Transaction Tag Number
lbits:3 rsvd R     Reserved
{}
or mir_pcix_atr 10c mirror pcix attributes
<byte 5584>
ulong value As longword
endunion mir_pcix_atr 10c mirror pcix attributes
<byte 5588>
union mir_dls 110 mirror data has left sprite counter
<byte 5588>
{field (By field)}
<byte 5588>
lbits:16 count R/WTI Count of writes to this reg.
lbits:16 rsvd R     Reserved
{}
or mir_dls 110 mirror data has left sprite counter
<byte 5588>
ulong value As longword
endunion mir_dls 110 mirror data has left sprite counter
<byte 5592>
union mir_csr2 114 mirror control and status continued
<byte 5592>
{field (By field                     previous Split-Response)}
<byte 5592>
lbits:1 err_scwopsr R/W1C Split-Completion without a
lbits:14 rsvd1 R     Reserved
lbits:1 err_mir_bad R/W1C Mirror Not Present or Not OK (rsvd in p0_csr & p1_csr)
lbits:1 sel_scwopsr R/W   Select P_INT(0/1)_L for scnosr
lbits:14 rsvd R     Reserved
lbits:1 sel_mir_bad R/W   Sprite P_INT(0/1)_L for scnosr (rsvd in p0_csr & p1_csr)
{}
or mir_csr2 114 mirror control and status continued
<byte 5592>
ulong value As longword
endunion mir_csr2 114 mirror control and status continued
<byte 5596>
{rsvd6[0] (118 - 11c unused)}
<byte 5596>
ulong value 
{}
<byte 5600>
{rsvd6[1] (118 - 11c unused)}
<byte 5600>
ulong value 
{}
<byte 5604>
union x_cb 120 xor-dma command block base address
<byte 5604>
{field (By field)}
<byte 5604>
lbits:19 base_addr R/W   Base Address of XOR-DMA SCDBs
lbits:13 rsvd R     Reserved
{}
or x_cb 120 xor-dma command block base address
<byte 5604>
ulong value As longword
endunion x_cb 120 xor-dma command block base address
<byte 5608>
union x_pi 124 xor-dma producer index
<byte 5608>
{field (By field)}
<byte 5608>
lbits:11 index R/W   SCDB index
lbits:21 rsvd R     Reserved
{}
or x_pi 124 xor-dma producer index
<byte 5608>
ulong value As longword
endunion x_pi 124 xor-dma producer index
<byte 5612>
union x_ci 128 xor-dma consumer index
<byte 5612>
{field (By field)}
<byte 5612>
lbits:11 index R/W   SCDB index
lbits:21 rsvd R     Reserved
{}
or x_ci 128 xor-dma consumer index
<byte 5612>
ulong value As longword
endunion x_ci 128 xor-dma consumer index
<byte 5616>
union x_cc 12c xor-dma current command
<byte 5616>
{field (By field)}
<byte 5616>
lbits:4 rsvd R     Reserved
lbits:20 qword_cnt R     Transfer Size in Qwords
lbits:7 opcode R     DMA Operation
lbits:1 I R     Interrupt on command completion
{}
or x_cc 12c xor-dma current command
<byte 5616>
ulong value As longword
endunion x_cc 12c xor-dma current command
<byte 5620>
union x_usa 130 xor-dma upper source address
<byte 5620>
{field (By field)}
<byte 5620>
lbits:8 x_sa3 R     Upper Source Address for x_sa3
lbits:8 x_sa2 R     Upper Source Address for x_sa2
lbits:8 x_sa1 R     Upper Source Address for x_sa1
lbits:8 x_sa0 R     Upper Source Address for x_sa0
{}
or x_usa 130 xor-dma upper source address
<byte 5620>
ulong value As longword
endunion x_usa 130 xor-dma upper source address
<byte 5624>
union x_sa[0] 134 - 140 xor-dma source addresses 0-3
<byte 5624>
{field (By field)}
<byte 5624>
lbits:4 mrwc R     Mirror R/W Control
lbits:28 addr R     Source Address, (Lower)
{}
or x_sa[0] 134 - 140 xor-dma source addresses 0-3
<byte 5624>
ulong value As longword
endunion x_sa[0] 134 - 140 xor-dma source addresses 0-3
<byte 5628>
union x_sa[1] 134 - 140 xor-dma source addresses 0-3
<byte 5628>
{field (By field)}
<byte 5628>
lbits:4 mrwc R     Mirror R/W Control
lbits:28 addr R     Source Address, (Lower)
{}
or x_sa[1] 134 - 140 xor-dma source addresses 0-3
<byte 5628>
ulong value As longword
endunion x_sa[1] 134 - 140 xor-dma source addresses 0-3
<byte 5632>
union x_sa[2] 134 - 140 xor-dma source addresses 0-3
<byte 5632>
{field (By field)}
<byte 5632>
lbits:4 mrwc R     Mirror R/W Control
lbits:28 addr R     Source Address, (Lower)
{}
or x_sa[2] 134 - 140 xor-dma source addresses 0-3
<byte 5632>
ulong value As longword
endunion x_sa[2] 134 - 140 xor-dma source addresses 0-3
<byte 5636>
union x_sa[3] 134 - 140 xor-dma source addresses 0-3
<byte 5636>
{field (By field)}
<byte 5636>
lbits:4 mrwc R     Mirror R/W Control
lbits:28 addr R     Source Address, (Lower)
{}
or x_sa[3] 134 - 140 xor-dma source addresses 0-3
<byte 5636>
ulong value As longword
endunion x_sa[3] 134 - 140 xor-dma source addresses 0-3
<byte 5640>
union x_da 144 xor-dma destination address
<byte 5640>
{field (By field)}
<byte 5640>
lbits:4 mrwc R     Mirror R/W Control
lbits:28 addr R     Source Address, (Lower)
{}
or x_da 144 xor-dma destination address
<byte 5640>
ulong value As longword
endunion x_da 144 xor-dma destination address
<byte 5644>
union x_uda 148 xor-dma upper destination address
<byte 5644>
{field (By field)}
<byte 5644>
lbits:24 rsvd R     Reserved
lbits:8 x_da R     Upper Destination Addr for x_da
{}
or x_uda 148 xor-dma upper destination address
<byte 5644>
ulong value As longword
endunion x_uda 148 xor-dma upper destination address
<byte 5648>
{x_spare (14c xor-dma spare)}
<byte 5648>
ulong value 
{}
<byte 5652>
{x_tmo (150 xor-dma transfer time out)}
<byte 5652>
ulong value 
{}
<byte 5656>
union x_csr 154 xor-dma control and status
<byte 5656>
{field (By field     **        in q_pint and W1C in q_pint))}
<byte 5656>
lbits:1 cmp_err R     Compare Error -- (duplicated
lbits:1 err_count R/W1C Error, Count
lbits:1 err_invop R/W1C Error, Invalid Opcode
lbits:1 err_parity R/W1C Error, Parity
lbits:1 err_efe R/W1C Error, End Frame Error
lbits:1 err_sfe R/W1C Error, Start Frame Error
lbits:1 err_toe R/W1C Error, TimeOut Error
lbits:2 rsvd2 R     Reserved
lbits:1 sel_count R/W   Select P_INT(0/1)_L for count
lbits:1 sel_invop R/W   Select P_INT(0/1)_L for invop
lbits:1 sel_parity R/W   Select P_INT(0/1)_L for parity
lbits:1 sel_efe R/W   Select P_INT(0/1)_L for efe
lbits:1 sel_sfe R/W   Select P_INT(0/1)_L for sfe
lbits:1 sel_toe R/W   Select P_INT(0/1)_L for toe
lbits:2 rsvd1 R     Reserved
lbits:1 ena_count R/W   Enable Count Errors
lbits:1 ena_invop R/W   Enable Invalid Opcode Errors
lbits:1 ena_parity R/W   Enable Parity Errors
lbits:1 ena_efe R/W   Enable End Frame Errors
lbits:1 ena_sfe R/W   Enable Start Frame Errors
lbits:9 rsvd R     Reserved
lbits:1 ena_dma R/W   Enables XOR-DMA operations
{}
or x_csr 154 xor-dma control and status
<byte 5656>
ulong value As longword
endunion x_csr 154 xor-dma control and status
<byte 5660>
{rsvd7[0] (158 - 15c unused)}
<byte 5660>
ulong value 
{}
<byte 5664>
{rsvd7[1] (158 - 15c unused)}
<byte 5664>
ulong value 
{}
<byte 5668>
union m_tr 160 memory timing
<byte 5668>
{field (By field)}
<byte 5668>
lbits:1 Twtr R/W   Timing, WR to RD cmd delay
lbits:3 Trc R/W   Timing, Activate to active cmd (same bnk) or Autoref to " "
lbits:2 Trcd R/W   Timing, Activate to RD or WR
lbits:3 Tras R/W   Timing, Activate to Precharge
lbits:2 Trp R/W   Timing, Precharge to Activate
lbits:3 Trfc R/W   Timing, Autoref cmd to Autoref or Activate cmd
lbits:1 sdram_avail R     Memory Unavailable When Cleared
lbits:1 ecc_disable R/W   Disable ECC Correction
lbits:1 self_ref R/W   Refresh Mode: 1=DIMMs,0=Sprite
lbits:1 rsvd1 R/W   Reserved (R/W from prev. use)
lbits:14 rsvd R     Reserved
{}
or m_tr 160 memory timing
<byte 5668>
ulong value As longword
endunion m_tr 160 memory timing
<byte 5672>
union m_cfg 164 memory configuration
<byte 5672>
{field (By field)}
<byte 5672>
lbits:9 refrate R/W   Refresh Rate Count
lbits:1 refcnten R/W   Enable Refresh Rate Counter
lbits:1 init_rfsh R/W   Issue Auto Refresh Commands
lbits:1 rsvd1 R/W   Reserved (R/W from prev. use)
lbits:12 rfcntr R/W   Refresh Cycles with init_rfsh
lbits:1 ss_dimms R/W   Single Sided DIMMs Installed
lbits:1 scrub_en R/W   Enable HW Scrubbing
lbits:6 rsvd R     Reserved
{}
or m_cfg 164 memory configuration
<byte 5672>
ulong value As longword
endunion m_cfg 164 memory configuration
<byte 5676>
union m_mrs 168 mode register set
<byte 5676>
{field (By field)}
<byte 5676>
lbits:3 burst_length R     Burst Length
lbits:1 burst_type R     Burst Type
lbits:3 cas_latency R/W   CAS Latency
lbits:5 op_mode R/W   Operating Mode
lbits:20 rsvd R     Reserved
{}
or m_mrs 168 mode register set
<byte 5676>
ulong value As longword
endunion m_mrs 168 mode register set
<byte 5680>
union m_emrs 16c extended mode register set
<byte 5680>
{field (By field)}
<byte 5680>
lbits:1 sdram_dll_dis R/W   Disable DLL in DDR SDRAMs
lbits:1 ds R/W   Drive Strength(1=Weak,0=Normal)
lbits:1 qfc R/W   QFC FET Isolation Control
lbits:9 xemrs R/W   Rsvd emrs JEDEC bits, set 0
lbits:20 rsvd R     Reserved
{}
or m_emrs 16c extended mode register set
<byte 5680>
ulong value As longword
endunion m_emrs 16c extended mode register set
<byte 5684>
union m_siz 170 DDR SRAM Size
<byte 5684>
{field (By field)}
<byte 5684>
lbits:3 ddr_size R/W   DDR Memory Size Code
lbits:2 installed_dimms R/W   Number of DIMMs Installed
lbits:1 scrub_test R/W   Test bit for HW Scrub Circuit
lbits:2 la_socket R/W   Socket Number of L.A. (0->3)
lbits:1 lap R/W   Logic Analyzer Probe Installed
lbits:23 rsvd R     Reserved
{}
or m_siz 170 DDR SRAM Size
<byte 5684>
ulong value As longword
endunion m_siz 170 DDR SRAM Size
<byte 5688>
union m_ese 174 ECC error status even
<byte 5688>
{field (By field)}
<byte 5688>
lbits:1 ude R/WCA Test bit for HW Scrub Circuit
lbits:1 cde R/WCA Socket Number of L.A. (0->3)
lbits:22 rsvd R     Reserved
lbits:8 syndrome R/WCA Syndrome when cde or ude == 1
{}
or m_ese 174 ECC error status even
<byte 5688>
ulong value As longword
endunion m_ese 174 ECC error status even
<byte 5692>
union m_eso 178 ECC error status odd
<byte 5692>
{field (By field)}
<byte 5692>
lbits:1 ude R/WCA Test bit for HW Scrub Circuit
lbits:1 cde R/WCA Socket Number of L.A. (0->3)
lbits:22 rsvd R     Reserved
lbits:8 syndrome R/WCA Syndrome when cde or ude == 1
{}
or m_eso 178 ECC error status odd
<byte 5692>
ulong value As longword
endunion m_eso 178 ECC error status odd
<byte 5696>
union m_eae 17c ECC address error even
<byte 5696>
{field (By field)}
<byte 5696>
lbits:32 ecc_aoe_35_4 R     ECC Address of Error, bits 35:4
{}
or m_eae 17c ECC address error even
<byte 5696>
ulong value As longword
endunion m_eae 17c ECC address error even
<byte 5700>
union m_eao 180 ECC address error odd
<byte 5700>
{field (By field)}
<byte 5700>
lbits:32 ecc_aoe_35_4 R     ECC Address of Error, bits 35:4
{}
or m_eao 180 ECC address error odd
<byte 5700>
ulong value As longword
endunion m_eao 180 ECC address error odd
<byte 5704>
union m_esc 184 ECC syndrome preset, correctable error counter
<byte 5704>
{field (By field)}
<byte 5704>
lbits:16 cec R/W   Correctable Error Counter
lbits:8 odd_egs R/W   Odd Error Generating Syndrome
lbits:8 even_egs R/W   Even Error Generating Syndrome
{}
or m_esc 184 ECC syndrome preset, correctable error counter
<byte 5704>
ulong value As longword
endunion m_esc 184 ECC syndrome preset, correctable error counter
<byte 5708>
union m_es 188 DDR error status
<byte 5708>
{field (By field                              Halts chip - h)}
<byte 5708>
lbits:1 err_ncb R/W1C New Command Bad              h
lbits:1 err_cdpe R/W1C Cmd/Data Parity Error        h
lbits:1 err_ude R/CLL Uncorrectable Data Error     h
lbits:1 err_bwde R/W1C Bad Write Data Error         h
lbits:1 err_cde R/CLL Correctable Data Error
lbits:3 rsvd2 R     Reserved
lbits:1 sel_ncb R/W   Select P_INT(0/1)_L for ncb's
lbits:1 sel_cdpe R/W   Select P_INT(0/1)_L for cdpe's
lbits:1 sel_ude R/W   Select P_INT(0/1)_L for ude's
lbits:1 sel_bwde R/W   Select P_INT(0/1)_L for bwde's
lbits:1 sel_cde R/W   Select P_INT(0/1)_L for cde's
lbits:3 rsvd1 R     Reserved
lbits:1 dis_ncb R/W   Disable New Command Bad
lbits:1 dis_cdpe R/W   Disable Cmd/Data Parity Error
lbits:1 dis_ude R/W   Disable Uncorrectable Data Err
lbits:1 dis_bwde R/W   Disable Bad Write Data Error
lbits:1 dis_cde R/W   Disable Correctable Data Error
lbits:11 rsvd R     Reserved
{}
or m_es 188 DDR error status
<byte 5708>
ulong value As longword
endunion m_es 188 DDR error status
<byte 5712>
union m_sta 18c scrub test address
<byte 5712>
{field (By field)}
<byte 5712>
lbits:32 start_addr_35_5 R/W   Scrub Test Address, bits 35:5
{}
or m_sta 18c scrub test address
<byte 5712>
ulong value As longword
endunion m_sta 18c scrub test address
{}
<byte 5716>
do_not_display[624] union_pad Union Element Padding (DO NOT DISPLAY!)
endunion csr Sprite CSR Registers
{}
<byte 6340>
{quartcr[0] (SC28L194 Quad UART Control Registers a, b, c, d)}
<byte 6340>
union bcrbrk (Offset 0x03) R/W Bid Control, Break Change
<byte 6340>
{field (By field)}
<byte 6340>
tbits:3 msb_break_change_int_bid Bits 2:0 MSB of break change interrupt bid
tbits:5 reserved Bits 7:3 Reserved
{}
or bcrbrk (Offset 0x03) R/W Bid Control, Break Change
<byte 6340>
utiny value As byte
endunion bcrbrk (Offset 0x03) R/W Bid Control, Break Change
<byte 6341>
union iopcr (Offset 0x02) R/W I/O Port Configuration Register
<byte 6341>
{field (By field)}
<byte 6341>
tbits:2 io0_control Bits 1:0 I/O0 control
tbits:2 io1_control Bits 3:2 I/O1 control
tbits:2 io2_control Bits 5:4 I/O2 control
tbits:2 io3_control Bits 7:6 I/O3 control
{}
or iopcr (Offset 0x02) R/W I/O Port Configuration Register
<byte 6341>
utiny value As byte
endunion iopcr (Offset 0x02) R/W I/O Port Configuration Register
<byte 6342>
union mr1 (Offset 0x01) R/W Mode Register 1
<byte 6342>
{field (By field)}
<byte 6342>
tbits:2 bits_per_character Bit 1:0 Bits per Character
tbits:1 parity_type Bit 2 Parity Type
tbits:2 parity_mode Bit 4:3 Parity Mode
tbits:1 error_mode Bit 5 Error Mode
tbits:1 isr_read_mode Bit 6 ISR Read Mode
tbits:1 rx_rts_control Bit 7 Receiver RTS Control
{}
or mr1 (Offset 0x01) R/W Mode Register 1
<byte 6342>
utiny value As byte
endunion mr1 (Offset 0x01) R/W Mode Register 1
<byte 6343>
union mr0 (Offset 0x00) R/W Mode Register 0
<byte 6343>
{field (By field)}
<byte 6343>
tbits:2 ar_control Bit 1:0 Address Recognition control
tbits:2 inband_flow_control_mode Bit 3:2 In-band flow control mode
tbits:2 txint Bit 5:4 Transmitter initiation of interrupt bidding condition
tbits:1 ar_transparency Bit 6 Address Recognition transparency
tbits:1 xon_xoff_transparency Bit 7 Xon/Xoff transparency
{}
or mr0 (Offset 0x00) R/W Mode Register 0
<byte 6343>
utiny value As byte
endunion mr0 (Offset 0x00) R/W Mode Register 0
<byte 6344>
union bcra (Offset 0x07) R/W Bid Control, Address recognition
<byte 6344>
{field (By field)}
<byte 6344>
tbits:3 msb_ar_event_int_bid Bits 2:0 MSB of an address recognition event interrupt bid
tbits:5 reserved Bits 7:3 Reserved
{}
or bcra (Offset 0x07) R/W Bid Control, Address recognition
<byte 6344>
utiny value As byte
endunion bcra (Offset 0x07) R/W Bid Control, Address recognition
<byte 6345>
union bcrx (Offset 0x06) R/W Bid Control, Xon/Xoff
<byte 6345>
{field (By field)}
<byte 6345>
tbits:3 msb_xon_xoff_int_bid Bits 2:0 MSB of an Xon/Xoff interrupt bid
tbits:5 reserved Bits 7:3 Reserved
{}
or bcrx (Offset 0x06) R/W Bid Control, Xon/Xoff
<byte 6345>
utiny value As byte
endunion bcrx (Offset 0x06) R/W Bid Control, Xon/Xoff
<byte 6346>
{rsvd1 ((Offset 0x05) NA  Reserved)}
<byte 6346>
utiny value 
{}
<byte 6347>
union bcrcos (Offset 0x04) R/W Bid Control, Change of State
<byte 6347>
{field (By field)}
<byte 6347>
tbits:3 msb_cos_int_bid Bits 2:0 MSB of a COS interrupt bid
tbits:5 reserved Bits 7:3 Reserved
{}
or bcrcos (Offset 0x04) R/W Bid Control, Change of State
<byte 6347>
utiny value As byte
endunion bcrcos (Offset 0x04) R/W Bid Control, Change of State
<byte 6348>
union icr (Offset 0x0B) R/W Interrupt Control Register (UARTB only)
<byte 6348>
{field (By field)}
<byte 6348>
tbits:7 arbitration_threshold Bits 6:0 Upper seven bits of the Arbitration Threshold
tbits:1 reserved Bit 7 Reserved. Set to 0
{}
or icr (Offset 0x0B) R/W Interrupt Control Register (UARTB only)
<byte 6348>
utiny value As byte
endunion icr (Offset 0x0B) R/W Interrupt Control Register (UARTB only)
<byte 6349>
union arcr (Offset 0x0A) R/W Address Recognition Character
<byte 6349>
{field (By field)}
<byte 6349>
tbits:8 multidrop_ac_recognition Bits 7:0 8 Bits of the Multi-Drop Address Character Recognition
{}
or arcr (Offset 0x0A) R/W Address Recognition Character
<byte 6349>
utiny value As byte
endunion arcr (Offset 0x0A) R/W Address Recognition Character
<byte 6350>
union xoffcr (Offset 0x09) R/W Xoff Character Register
<byte 6350>
{field (By field)}
<byte 6350>
tbits:8 xoff_character_recognition Bits 7:0 8 Bits of the Xoff Character Recognition
{}
or xoffcr (Offset 0x09) R/W Xoff Character Register
<byte 6350>
utiny value As byte
endunion xoffcr (Offset 0x09) R/W Xoff Character Register
<byte 6351>
union xoncr (Offset 0x08) R/W Xon Character Register
<byte 6351>
{field (By field)}
<byte 6351>
tbits:8 xon_character_recognition Bits 7:0 8 Bits of the Xon Character Recognition
{}
or xoncr (Offset 0x08) R/W Xon Character Register
<byte 6351>
utiny value As byte
endunion xoncr (Offset 0x08) R/W Xon Character Register
<byte 6352>
union c0f (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
<byte 6352>
union gccr (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only)
<byte 6352>
{field (By field)}
<byte 6352>
tbits:1 power_down_mode Bit 0 Power Down Mode
tbits:2 int_vector_control Bit 2:1 Interrupt Vector Control
tbits:3 reserved_5_3 Bit 5:3 Reserved
tbits:1 sync_bus_cycles Bit 6 Sync bus cycles
tbits:1 reserved_7 Bit 7 Reserved
{}
or gccr (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only)
<byte 6352>
utiny value As byte
endunion gccr (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only)
or c0f (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
<byte 6352>
union ivr (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
<byte 6352>
{field (By field)}
<byte 6352>
tbits:8 data_bits Bits 7:0 8 data bits of the Interrupt Vector
{}
or ivr (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
<byte 6352>
utiny value As byte
endunion ivr (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
or c0f (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
<byte 6352>
utiny value As byte
endunion c0f (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
<byte 6353>
union txcsr (Offset 0x0E) R/W Transmitter Clock Select Register
<byte 6353>
{field (By field)}
<byte 6353>
tbits:5 tx_rx_clock_select_code Bits 4:0 Transmitter/Receiver Clock select code
tbits:3 reserved Bits 7:5 Reserved
{}
or txcsr (Offset 0x0E) R/W Transmitter Clock Select Register
<byte 6353>
utiny value As byte
endunion txcsr (Offset 0x0E) R/W Transmitter Clock Select Register
<byte 6354>
union c0d (Offset 0x0D) R/W Test Register (UARTA only) (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
<byte 6354>
{testreg ((Offset 0x0D) R/W Test Register (UARTA only))}
<byte 6354>
utiny value 
{}
or c0d (Offset 0x0D) R/W Test Register (UARTA only) (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
<byte 6354>
union wdtrcr (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
<byte 6354>
{field (By field)}
<byte 6354>
tbits:1 wdt_a Bit 0 WDT a
tbits:1 wdt_b Bit 1 WDT b
tbits:1 wdt_c Bit 2 WDT c
tbits:1 wdt_d Bit 3 WDT d
tbits:4 reserved Bits 7:4 Reserved
{}
or wdtrcr (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
<byte 6354>
utiny value As byte
endunion wdtrcr (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
or c0d (Offset 0x0D) R/W Test Register (UARTA only) (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
<byte 6354>
utiny value As byte
endunion c0d (Offset 0x0D) R/W Test Register (UARTA only) (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
<byte 6355>
union rxcsr (Offset 0x0C) R/W Receiver Clock Select Register
<byte 6355>
{field (By field)}
<byte 6355>
tbits:5 tx_rx_clock_select_code Bits 4:0 Transmitter/Receiver Clock select code
tbits:3 reserved Bits 7:5 Reserved
{}
or rxcsr (Offset 0x0C) R/W Receiver Clock Select Register
<byte 6355>
utiny value As byte
endunion rxcsr (Offset 0x0C) R/W Receiver Clock Select Register
{}
<byte 6356>
{quartcr[1] (SC28L194 Quad UART Control Registers a, b, c, d)}
<byte 6356>
union bcrbrk (Offset 0x03) R/W Bid Control, Break Change
<byte 6356>
{field (By field)}
<byte 6356>
tbits:3 msb_break_change_int_bid Bits 2:0 MSB of break change interrupt bid
tbits:5 reserved Bits 7:3 Reserved
{}
or bcrbrk (Offset 0x03) R/W Bid Control, Break Change
<byte 6356>
utiny value As byte
endunion bcrbrk (Offset 0x03) R/W Bid Control, Break Change
<byte 6357>
union iopcr (Offset 0x02) R/W I/O Port Configuration Register
<byte 6357>
{field (By field)}
<byte 6357>
tbits:2 io0_control Bits 1:0 I/O0 control
tbits:2 io1_control Bits 3:2 I/O1 control
tbits:2 io2_control Bits 5:4 I/O2 control
tbits:2 io3_control Bits 7:6 I/O3 control
{}
or iopcr (Offset 0x02) R/W I/O Port Configuration Register
<byte 6357>
utiny value As byte
endunion iopcr (Offset 0x02) R/W I/O Port Configuration Register
<byte 6358>
union mr1 (Offset 0x01) R/W Mode Register 1
<byte 6358>
{field (By field)}
<byte 6358>
tbits:2 bits_per_character Bit 1:0 Bits per Character
tbits:1 parity_type Bit 2 Parity Type
tbits:2 parity_mode Bit 4:3 Parity Mode
tbits:1 error_mode Bit 5 Error Mode
tbits:1 isr_read_mode Bit 6 ISR Read Mode
tbits:1 rx_rts_control Bit 7 Receiver RTS Control
{}
or mr1 (Offset 0x01) R/W Mode Register 1
<byte 6358>
utiny value As byte
endunion mr1 (Offset 0x01) R/W Mode Register 1
<byte 6359>
union mr0 (Offset 0x00) R/W Mode Register 0
<byte 6359>
{field (By field)}
<byte 6359>
tbits:2 ar_control Bit 1:0 Address Recognition control
tbits:2 inband_flow_control_mode Bit 3:2 In-band flow control mode
tbits:2 txint Bit 5:4 Transmitter initiation of interrupt bidding condition
tbits:1 ar_transparency Bit 6 Address Recognition transparency
tbits:1 xon_xoff_transparency Bit 7 Xon/Xoff transparency
{}
or mr0 (Offset 0x00) R/W Mode Register 0
<byte 6359>
utiny value As byte
endunion mr0 (Offset 0x00) R/W Mode Register 0
<byte 6360>
union bcra (Offset 0x07) R/W Bid Control, Address recognition
<byte 6360>
{field (By field)}
<byte 6360>
tbits:3 msb_ar_event_int_bid Bits 2:0 MSB of an address recognition event interrupt bid
tbits:5 reserved Bits 7:3 Reserved
{}
or bcra (Offset 0x07) R/W Bid Control, Address recognition
<byte 6360>
utiny value As byte
endunion bcra (Offset 0x07) R/W Bid Control, Address recognition
<byte 6361>
union bcrx (Offset 0x06) R/W Bid Control, Xon/Xoff
<byte 6361>
{field (By field)}
<byte 6361>
tbits:3 msb_xon_xoff_int_bid Bits 2:0 MSB of an Xon/Xoff interrupt bid
tbits:5 reserved Bits 7:3 Reserved
{}
or bcrx (Offset 0x06) R/W Bid Control, Xon/Xoff
<byte 6361>
utiny value As byte
endunion bcrx (Offset 0x06) R/W Bid Control, Xon/Xoff
<byte 6362>
{rsvd1 ((Offset 0x05) NA  Reserved)}
<byte 6362>
utiny value 
{}
<byte 6363>
union bcrcos (Offset 0x04) R/W Bid Control, Change of State
<byte 6363>
{field (By field)}
<byte 6363>
tbits:3 msb_cos_int_bid Bits 2:0 MSB of a COS interrupt bid
tbits:5 reserved Bits 7:3 Reserved
{}
or bcrcos (Offset 0x04) R/W Bid Control, Change of State
<byte 6363>
utiny value As byte
endunion bcrcos (Offset 0x04) R/W Bid Control, Change of State
<byte 6364>
union icr (Offset 0x0B) R/W Interrupt Control Register (UARTB only)
<byte 6364>
{field (By field)}
<byte 6364>
tbits:7 arbitration_threshold Bits 6:0 Upper seven bits of the Arbitration Threshold
tbits:1 reserved Bit 7 Reserved. Set to 0
{}
or icr (Offset 0x0B) R/W Interrupt Control Register (UARTB only)
<byte 6364>
utiny value As byte
endunion icr (Offset 0x0B) R/W Interrupt Control Register (UARTB only)
<byte 6365>
union arcr (Offset 0x0A) R/W Address Recognition Character
<byte 6365>
{field (By field)}
<byte 6365>
tbits:8 multidrop_ac_recognition Bits 7:0 8 Bits of the Multi-Drop Address Character Recognition
{}
or arcr (Offset 0x0A) R/W Address Recognition Character
<byte 6365>
utiny value As byte
endunion arcr (Offset 0x0A) R/W Address Recognition Character
<byte 6366>
union xoffcr (Offset 0x09) R/W Xoff Character Register
<byte 6366>
{field (By field)}
<byte 6366>
tbits:8 xoff_character_recognition Bits 7:0 8 Bits of the Xoff Character Recognition
{}
or xoffcr (Offset 0x09) R/W Xoff Character Register
<byte 6366>
utiny value As byte
endunion xoffcr (Offset 0x09) R/W Xoff Character Register
<byte 6367>
union xoncr (Offset 0x08) R/W Xon Character Register
<byte 6367>
{field (By field)}
<byte 6367>
tbits:8 xon_character_recognition Bits 7:0 8 Bits of the Xon Character Recognition
{}
or xoncr (Offset 0x08) R/W Xon Character Register
<byte 6367>
utiny value As byte
endunion xoncr (Offset 0x08) R/W Xon Character Register
<byte 6368>
union c0f (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
<byte 6368>
union gccr (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only)
<byte 6368>
{field (By field)}
<byte 6368>
tbits:1 power_down_mode Bit 0 Power Down Mode
tbits:2 int_vector_control Bit 2:1 Interrupt Vector Control
tbits:3 reserved_5_3 Bit 5:3 Reserved
tbits:1 sync_bus_cycles Bit 6 Sync bus cycles
tbits:1 reserved_7 Bit 7 Reserved
{}
or gccr (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only)
<byte 6368>
utiny value As byte
endunion gccr (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only)
or c0f (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
<byte 6368>
union ivr (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
<byte 6368>
{field (By field)}
<byte 6368>
tbits:8 data_bits Bits 7:0 8 data bits of the Interrupt Vector
{}
or ivr (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
<byte 6368>
utiny value As byte
endunion ivr (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
or c0f (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
<byte 6368>
utiny value As byte
endunion c0f (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
<byte 6369>
union txcsr (Offset 0x0E) R/W Transmitter Clock Select Register
<byte 6369>
{field (By field)}
<byte 6369>
tbits:5 tx_rx_clock_select_code Bits 4:0 Transmitter/Receiver Clock select code
tbits:3 reserved Bits 7:5 Reserved
{}
or txcsr (Offset 0x0E) R/W Transmitter Clock Select Register
<byte 6369>
utiny value As byte
endunion txcsr (Offset 0x0E) R/W Transmitter Clock Select Register
<byte 6370>
union c0d (Offset 0x0D) R/W Test Register (UARTA only) (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
<byte 6370>
{testreg ((Offset 0x0D) R/W Test Register (UARTA only))}
<byte 6370>
utiny value 
{}
or c0d (Offset 0x0D) R/W Test Register (UARTA only) (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
<byte 6370>
union wdtrcr (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
<byte 6370>
{field (By field)}
<byte 6370>
tbits:1 wdt_a Bit 0 WDT a
tbits:1 wdt_b Bit 1 WDT b
tbits:1 wdt_c Bit 2 WDT c
tbits:1 wdt_d Bit 3 WDT d
tbits:4 reserved Bits 7:4 Reserved
{}
or wdtrcr (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
<byte 6370>
utiny value As byte
endunion wdtrcr (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
or c0d (Offset 0x0D) R/W Test Register (UARTA only) (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
<byte 6370>
utiny value As byte
endunion c0d (Offset 0x0D) R/W Test Register (UARTA only) (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
<byte 6371>
union rxcsr (Offset 0x0C) R/W Receiver Clock Select Register
<byte 6371>
{field (By field)}
<byte 6371>
tbits:5 tx_rx_clock_select_code Bits 4:0 Transmitter/Receiver Clock select code
tbits:3 reserved Bits 7:5 Reserved
{}
or rxcsr (Offset 0x0C) R/W Receiver Clock Select Register
<byte 6371>
utiny value As byte
endunion rxcsr (Offset 0x0C) R/W Receiver Clock Select Register
{}
<byte 6372>
{quartcr[2] (SC28L194 Quad UART Control Registers a, b, c, d)}
<byte 6372>
union bcrbrk (Offset 0x03) R/W Bid Control, Break Change
<byte 6372>
{field (By field)}
<byte 6372>
tbits:3 msb_break_change_int_bid Bits 2:0 MSB of break change interrupt bid
tbits:5 reserved Bits 7:3 Reserved
{}
or bcrbrk (Offset 0x03) R/W Bid Control, Break Change
<byte 6372>
utiny value As byte
endunion bcrbrk (Offset 0x03) R/W Bid Control, Break Change
<byte 6373>
union iopcr (Offset 0x02) R/W I/O Port Configuration Register
<byte 6373>
{field (By field)}
<byte 6373>
tbits:2 io0_control Bits 1:0 I/O0 control
tbits:2 io1_control Bits 3:2 I/O1 control
tbits:2 io2_control Bits 5:4 I/O2 control
tbits:2 io3_control Bits 7:6 I/O3 control
{}
or iopcr (Offset 0x02) R/W I/O Port Configuration Register
<byte 6373>
utiny value As byte
endunion iopcr (Offset 0x02) R/W I/O Port Configuration Register
<byte 6374>
union mr1 (Offset 0x01) R/W Mode Register 1
<byte 6374>
{field (By field)}
<byte 6374>
tbits:2 bits_per_character Bit 1:0 Bits per Character
tbits:1 parity_type Bit 2 Parity Type
tbits:2 parity_mode Bit 4:3 Parity Mode
tbits:1 error_mode Bit 5 Error Mode
tbits:1 isr_read_mode Bit 6 ISR Read Mode
tbits:1 rx_rts_control Bit 7 Receiver RTS Control
{}
or mr1 (Offset 0x01) R/W Mode Register 1
<byte 6374>
utiny value As byte
endunion mr1 (Offset 0x01) R/W Mode Register 1
<byte 6375>
union mr0 (Offset 0x00) R/W Mode Register 0
<byte 6375>
{field (By field)}
<byte 6375>
tbits:2 ar_control Bit 1:0 Address Recognition control
tbits:2 inband_flow_control_mode Bit 3:2 In-band flow control mode
tbits:2 txint Bit 5:4 Transmitter initiation of interrupt bidding condition
tbits:1 ar_transparency Bit 6 Address Recognition transparency
tbits:1 xon_xoff_transparency Bit 7 Xon/Xoff transparency
{}
or mr0 (Offset 0x00) R/W Mode Register 0
<byte 6375>
utiny value As byte
endunion mr0 (Offset 0x00) R/W Mode Register 0
<byte 6376>
union bcra (Offset 0x07) R/W Bid Control, Address recognition
<byte 6376>
{field (By field)}
<byte 6376>
tbits:3 msb_ar_event_int_bid Bits 2:0 MSB of an address recognition event interrupt bid
tbits:5 reserved Bits 7:3 Reserved
{}
or bcra (Offset 0x07) R/W Bid Control, Address recognition
<byte 6376>
utiny value As byte
endunion bcra (Offset 0x07) R/W Bid Control, Address recognition
<byte 6377>
union bcrx (Offset 0x06) R/W Bid Control, Xon/Xoff
<byte 6377>
{field (By field)}
<byte 6377>
tbits:3 msb_xon_xoff_int_bid Bits 2:0 MSB of an Xon/Xoff interrupt bid
tbits:5 reserved Bits 7:3 Reserved
{}
or bcrx (Offset 0x06) R/W Bid Control, Xon/Xoff
<byte 6377>
utiny value As byte
endunion bcrx (Offset 0x06) R/W Bid Control, Xon/Xoff
<byte 6378>
{rsvd1 ((Offset 0x05) NA  Reserved)}
<byte 6378>
utiny value 
{}
<byte 6379>
union bcrcos (Offset 0x04) R/W Bid Control, Change of State
<byte 6379>
{field (By field)}
<byte 6379>
tbits:3 msb_cos_int_bid Bits 2:0 MSB of a COS interrupt bid
tbits:5 reserved Bits 7:3 Reserved
{}
or bcrcos (Offset 0x04) R/W Bid Control, Change of State
<byte 6379>
utiny value As byte
endunion bcrcos (Offset 0x04) R/W Bid Control, Change of State
<byte 6380>
union icr (Offset 0x0B) R/W Interrupt Control Register (UARTB only)
<byte 6380>
{field (By field)}
<byte 6380>
tbits:7 arbitration_threshold Bits 6:0 Upper seven bits of the Arbitration Threshold
tbits:1 reserved Bit 7 Reserved. Set to 0
{}
or icr (Offset 0x0B) R/W Interrupt Control Register (UARTB only)
<byte 6380>
utiny value As byte
endunion icr (Offset 0x0B) R/W Interrupt Control Register (UARTB only)
<byte 6381>
union arcr (Offset 0x0A) R/W Address Recognition Character
<byte 6381>
{field (By field)}
<byte 6381>
tbits:8 multidrop_ac_recognition Bits 7:0 8 Bits of the Multi-Drop Address Character Recognition
{}
or arcr (Offset 0x0A) R/W Address Recognition Character
<byte 6381>
utiny value As byte
endunion arcr (Offset 0x0A) R/W Address Recognition Character
<byte 6382>
union xoffcr (Offset 0x09) R/W Xoff Character Register
<byte 6382>
{field (By field)}
<byte 6382>
tbits:8 xoff_character_recognition Bits 7:0 8 Bits of the Xoff Character Recognition
{}
or xoffcr (Offset 0x09) R/W Xoff Character Register
<byte 6382>
utiny value As byte
endunion xoffcr (Offset 0x09) R/W Xoff Character Register
<byte 6383>
union xoncr (Offset 0x08) R/W Xon Character Register
<byte 6383>
{field (By field)}
<byte 6383>
tbits:8 xon_character_recognition Bits 7:0 8 Bits of the Xon Character Recognition
{}
or xoncr (Offset 0x08) R/W Xon Character Register
<byte 6383>
utiny value As byte
endunion xoncr (Offset 0x08) R/W Xon Character Register
<byte 6384>
union c0f (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
<byte 6384>
union gccr (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only)
<byte 6384>
{field (By field)}
<byte 6384>
tbits:1 power_down_mode Bit 0 Power Down Mode
tbits:2 int_vector_control Bit 2:1 Interrupt Vector Control
tbits:3 reserved_5_3 Bit 5:3 Reserved
tbits:1 sync_bus_cycles Bit 6 Sync bus cycles
tbits:1 reserved_7 Bit 7 Reserved
{}
or gccr (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only)
<byte 6384>
utiny value As byte
endunion gccr (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only)
or c0f (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
<byte 6384>
union ivr (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
<byte 6384>
{field (By field)}
<byte 6384>
tbits:8 data_bits Bits 7:0 8 data bits of the Interrupt Vector
{}
or ivr (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
<byte 6384>
utiny value As byte
endunion ivr (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
or c0f (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
<byte 6384>
utiny value As byte
endunion c0f (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
<byte 6385>
union txcsr (Offset 0x0E) R/W Transmitter Clock Select Register
<byte 6385>
{field (By field)}
<byte 6385>
tbits:5 tx_rx_clock_select_code Bits 4:0 Transmitter/Receiver Clock select code
tbits:3 reserved Bits 7:5 Reserved
{}
or txcsr (Offset 0x0E) R/W Transmitter Clock Select Register
<byte 6385>
utiny value As byte
endunion txcsr (Offset 0x0E) R/W Transmitter Clock Select Register
<byte 6386>
union c0d (Offset 0x0D) R/W Test Register (UARTA only) (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
<byte 6386>
{testreg ((Offset 0x0D) R/W Test Register (UARTA only))}
<byte 6386>
utiny value 
{}
or c0d (Offset 0x0D) R/W Test Register (UARTA only) (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
<byte 6386>
union wdtrcr (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
<byte 6386>
{field (By field)}
<byte 6386>
tbits:1 wdt_a Bit 0 WDT a
tbits:1 wdt_b Bit 1 WDT b
tbits:1 wdt_c Bit 2 WDT c
tbits:1 wdt_d Bit 3 WDT d
tbits:4 reserved Bits 7:4 Reserved
{}
or wdtrcr (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
<byte 6386>
utiny value As byte
endunion wdtrcr (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
or c0d (Offset 0x0D) R/W Test Register (UARTA only) (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
<byte 6386>
utiny value As byte
endunion c0d (Offset 0x0D) R/W Test Register (UARTA only) (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
<byte 6387>
union rxcsr (Offset 0x0C) R/W Receiver Clock Select Register
<byte 6387>
{field (By field)}
<byte 6387>
tbits:5 tx_rx_clock_select_code Bits 4:0 Transmitter/Receiver Clock select code
tbits:3 reserved Bits 7:5 Reserved
{}
or rxcsr (Offset 0x0C) R/W Receiver Clock Select Register
<byte 6387>
utiny value As byte
endunion rxcsr (Offset 0x0C) R/W Receiver Clock Select Register
{}
<byte 6388>
{quartcr[3] (SC28L194 Quad UART Control Registers a, b, c, d)}
<byte 6388>
union bcrbrk (Offset 0x03) R/W Bid Control, Break Change
<byte 6388>
{field (By field)}
<byte 6388>
tbits:3 msb_break_change_int_bid Bits 2:0 MSB of break change interrupt bid
tbits:5 reserved Bits 7:3 Reserved
{}
or bcrbrk (Offset 0x03) R/W Bid Control, Break Change
<byte 6388>
utiny value As byte
endunion bcrbrk (Offset 0x03) R/W Bid Control, Break Change
<byte 6389>
union iopcr (Offset 0x02) R/W I/O Port Configuration Register
<byte 6389>
{field (By field)}
<byte 6389>
tbits:2 io0_control Bits 1:0 I/O0 control
tbits:2 io1_control Bits 3:2 I/O1 control
tbits:2 io2_control Bits 5:4 I/O2 control
tbits:2 io3_control Bits 7:6 I/O3 control
{}
or iopcr (Offset 0x02) R/W I/O Port Configuration Register
<byte 6389>
utiny value As byte
endunion iopcr (Offset 0x02) R/W I/O Port Configuration Register
<byte 6390>
union mr1 (Offset 0x01) R/W Mode Register 1
<byte 6390>
{field (By field)}
<byte 6390>
tbits:2 bits_per_character Bit 1:0 Bits per Character
tbits:1 parity_type Bit 2 Parity Type
tbits:2 parity_mode Bit 4:3 Parity Mode
tbits:1 error_mode Bit 5 Error Mode
tbits:1 isr_read_mode Bit 6 ISR Read Mode
tbits:1 rx_rts_control Bit 7 Receiver RTS Control
{}
or mr1 (Offset 0x01) R/W Mode Register 1
<byte 6390>
utiny value As byte
endunion mr1 (Offset 0x01) R/W Mode Register 1
<byte 6391>
union mr0 (Offset 0x00) R/W Mode Register 0
<byte 6391>
{field (By field)}
<byte 6391>
tbits:2 ar_control Bit 1:0 Address Recognition control
tbits:2 inband_flow_control_mode Bit 3:2 In-band flow control mode
tbits:2 txint Bit 5:4 Transmitter initiation of interrupt bidding condition
tbits:1 ar_transparency Bit 6 Address Recognition transparency
tbits:1 xon_xoff_transparency Bit 7 Xon/Xoff transparency
{}
or mr0 (Offset 0x00) R/W Mode Register 0
<byte 6391>
utiny value As byte
endunion mr0 (Offset 0x00) R/W Mode Register 0
<byte 6392>
union bcra (Offset 0x07) R/W Bid Control, Address recognition
<byte 6392>
{field (By field)}
<byte 6392>
tbits:3 msb_ar_event_int_bid Bits 2:0 MSB of an address recognition event interrupt bid
tbits:5 reserved Bits 7:3 Reserved
{}
or bcra (Offset 0x07) R/W Bid Control, Address recognition
<byte 6392>
utiny value As byte
endunion bcra (Offset 0x07) R/W Bid Control, Address recognition
<byte 6393>
union bcrx (Offset 0x06) R/W Bid Control, Xon/Xoff
<byte 6393>
{field (By field)}
<byte 6393>
tbits:3 msb_xon_xoff_int_bid Bits 2:0 MSB of an Xon/Xoff interrupt bid
tbits:5 reserved Bits 7:3 Reserved
{}
or bcrx (Offset 0x06) R/W Bid Control, Xon/Xoff
<byte 6393>
utiny value As byte
endunion bcrx (Offset 0x06) R/W Bid Control, Xon/Xoff
<byte 6394>
{rsvd1 ((Offset 0x05) NA  Reserved)}
<byte 6394>
utiny value 
{}
<byte 6395>
union bcrcos (Offset 0x04) R/W Bid Control, Change of State
<byte 6395>
{field (By field)}
<byte 6395>
tbits:3 msb_cos_int_bid Bits 2:0 MSB of a COS interrupt bid
tbits:5 reserved Bits 7:3 Reserved
{}
or bcrcos (Offset 0x04) R/W Bid Control, Change of State
<byte 6395>
utiny value As byte
endunion bcrcos (Offset 0x04) R/W Bid Control, Change of State
<byte 6396>
union icr (Offset 0x0B) R/W Interrupt Control Register (UARTB only)
<byte 6396>
{field (By field)}
<byte 6396>
tbits:7 arbitration_threshold Bits 6:0 Upper seven bits of the Arbitration Threshold
tbits:1 reserved Bit 7 Reserved. Set to 0
{}
or icr (Offset 0x0B) R/W Interrupt Control Register (UARTB only)
<byte 6396>
utiny value As byte
endunion icr (Offset 0x0B) R/W Interrupt Control Register (UARTB only)
<byte 6397>
union arcr (Offset 0x0A) R/W Address Recognition Character
<byte 6397>
{field (By field)}
<byte 6397>
tbits:8 multidrop_ac_recognition Bits 7:0 8 Bits of the Multi-Drop Address Character Recognition
{}
or arcr (Offset 0x0A) R/W Address Recognition Character
<byte 6397>
utiny value As byte
endunion arcr (Offset 0x0A) R/W Address Recognition Character
<byte 6398>
union xoffcr (Offset 0x09) R/W Xoff Character Register
<byte 6398>
{field (By field)}
<byte 6398>
tbits:8 xoff_character_recognition Bits 7:0 8 Bits of the Xoff Character Recognition
{}
or xoffcr (Offset 0x09) R/W Xoff Character Register
<byte 6398>
utiny value As byte
endunion xoffcr (Offset 0x09) R/W Xoff Character Register
<byte 6399>
union xoncr (Offset 0x08) R/W Xon Character Register
<byte 6399>
{field (By field)}
<byte 6399>
tbits:8 xon_character_recognition Bits 7:0 8 Bits of the Xon Character Recognition
{}
or xoncr (Offset 0x08) R/W Xon Character Register
<byte 6399>
utiny value As byte
endunion xoncr (Offset 0x08) R/W Xon Character Register
<byte 6400>
union c0f (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
<byte 6400>
union gccr (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only)
<byte 6400>
{field (By field)}
<byte 6400>
tbits:1 power_down_mode Bit 0 Power Down Mode
tbits:2 int_vector_control Bit 2:1 Interrupt Vector Control
tbits:3 reserved_5_3 Bit 5:3 Reserved
tbits:1 sync_bus_cycles Bit 6 Sync bus cycles
tbits:1 reserved_7 Bit 7 Reserved
{}
or gccr (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only)
<byte 6400>
utiny value As byte
endunion gccr (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only)
or c0f (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
<byte 6400>
union ivr (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
<byte 6400>
{field (By field)}
<byte 6400>
tbits:8 data_bits Bits 7:0 8 data bits of the Interrupt Vector
{}
or ivr (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
<byte 6400>
utiny value As byte
endunion ivr (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
or c0f (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
<byte 6400>
utiny value As byte
endunion c0f (Offset 0x0F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x0F) R/W Interrupt Vector Register (UARTB only)
<byte 6401>
union txcsr (Offset 0x0E) R/W Transmitter Clock Select Register
<byte 6401>
{field (By field)}
<byte 6401>
tbits:5 tx_rx_clock_select_code Bits 4:0 Transmitter/Receiver Clock select code
tbits:3 reserved Bits 7:5 Reserved
{}
or txcsr (Offset 0x0E) R/W Transmitter Clock Select Register
<byte 6401>
utiny value As byte
endunion txcsr (Offset 0x0E) R/W Transmitter Clock Select Register
<byte 6402>
union c0d (Offset 0x0D) R/W Test Register (UARTA only) (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
<byte 6402>
{testreg ((Offset 0x0D) R/W Test Register (UARTA only))}
<byte 6402>
utiny value 
{}
or c0d (Offset 0x0D) R/W Test Register (UARTA only) (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
<byte 6402>
union wdtrcr (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
<byte 6402>
{field (By field)}
<byte 6402>
tbits:1 wdt_a Bit 0 WDT a
tbits:1 wdt_b Bit 1 WDT b
tbits:1 wdt_c Bit 2 WDT c
tbits:1 wdt_d Bit 3 WDT d
tbits:4 reserved Bits 7:4 Reserved
{}
or wdtrcr (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
<byte 6402>
utiny value As byte
endunion wdtrcr (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
or c0d (Offset 0x0D) R/W Test Register (UARTA only) (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
<byte 6402>
utiny value As byte
endunion c0d (Offset 0x0D) R/W Test Register (UARTA only) (Offset 0x0D) R/W Watch-dog Timer Run Control (UARTB only)
<byte 6403>
union rxcsr (Offset 0x0C) R/W Receiver Clock Select Register
<byte 6403>
{field (By field)}
<byte 6403>
tbits:5 tx_rx_clock_select_code Bits 4:0 Transmitter/Receiver Clock select code
tbits:3 reserved Bits 7:5 Reserved
{}
or rxcsr (Offset 0x0C) R/W Receiver Clock Select Register
<byte 6403>
utiny value As byte
endunion rxcsr (Offset 0x0C) R/W Receiver Clock Select Register
{}
<byte 6404>
{quartdr[0] (SC28L194 Quad UART Data Registers a, b, c, d)}
<byte 6404>
union d83 (Offset 0x83) R   Receiver FIFO Register (Offset 0x83) W   Transmitter FIFO Register
<byte 6404>
union rxfifo (Offset 0x83) R   Receiver FIFO Register
<byte 6404>
{field (By field)}
<byte 6404>
tbits:8 data_bits Bits [7:0] 8 data bits MSBs =0 for 7,6,5 bit data
{}
or rxfifo (Offset 0x83) R   Receiver FIFO Register
<byte 6404>
utiny value As byte
endunion rxfifo (Offset 0x83) R   Receiver FIFO Register
or d83 (Offset 0x83) R   Receiver FIFO Register (Offset 0x83) W   Transmitter FIFO Register
<byte 6404>
union txfifo (Offset 0x83) W   Transmitter FIFO Register
<byte 6404>
{field (By field)}
<byte 6404>
tbits:8 data_bits Bits [7:0] 8 data bits MSBs =0 for 7,6,5 bit data
{}
or txfifo (Offset 0x83) W   Transmitter FIFO Register
<byte 6404>
utiny value As byte
endunion txfifo (Offset 0x83) W   Transmitter FIFO Register
or d83 (Offset 0x83) R   Receiver FIFO Register (Offset 0x83) W   Transmitter FIFO Register
<byte 6404>
utiny value As byte
endunion d83 (Offset 0x83) R   Receiver FIFO Register (Offset 0x83) W   Transmitter FIFO Register
<byte 6405>
union d82 (Offset 0x82) R   Interrupt Status Register (Offset 0x82) W   Interrupt Mask Register
<byte 6405>
union isr (Offset 0x82) R   Interrupt Status Register
<byte 6405>
{field (By field)}
<byte 6405>
tbits:1 txrdy Bit 0 Transmitter has entered arbitration process
tbits:1 rxrdy Bit 1 Receiver has entered arbitration process
tbits:1 change_break_state Bit 2 Change of Break State
tbits:1 reserved Bit 3 Reserved
tbits:1 xon_off_event Bit 4 Xon/off event
tbits:1 ar_event Bit 5 Address recognition event
tbits:1 rx_watch_dog_time_out Bit 6 Receiver Watch-dog Time-out
tbits:1 io_port_change_state Bit 7 I/O Port change of state
{}
or isr (Offset 0x82) R   Interrupt Status Register
<byte 6405>
utiny value As byte
endunion isr (Offset 0x82) R   Interrupt Status Register
or d82 (Offset 0x82) R   Interrupt Status Register (Offset 0x82) W   Interrupt Mask Register
<byte 6405>
union imr (Offset 0x82) W   Interrupt Mask Register
<byte 6405>
{field (By field)}
<byte 6405>
tbits:1 txrdy_int_enable Bit 0 TxRDY interrupt enable
tbits:1 rxrdy_int_enable Bit 1 RxRDY interrupt enable
tbits:1 change_break_state_int_enable Bit 2 Change of Break State interrupt enable
tbits:1 reserved Bit 3 Reserved
tbits:1 xon_off_event_int_enable Bit 4 Xon/off event interrupt enable
tbits:1 ar_event_int_enable Bit 5 Address recognition event interrupt enable
tbits:1 rx_watch_dog_time_out_int_enable Bit 6 Receiver Watch-dog Time-out interrupt enable
tbits:1 io_port_change_state_int_enable Bit 7 I/O Port change of state interrupted enable
{}
or imr (Offset 0x82) W   Interrupt Mask Register
<byte 6405>
utiny value As byte
endunion imr (Offset 0x82) W   Interrupt Mask Register
or d82 (Offset 0x82) R   Interrupt Status Register (Offset 0x82) W   Interrupt Mask Register
<byte 6405>
utiny value As byte
endunion d82 (Offset 0x82) R   Interrupt Status Register (Offset 0x82) W   Interrupt Mask Register
<byte 6406>
union d81 (Offset 0x81) R   Channel Status Register (Offset 0x81) W   Command Register
<byte 6406>
union sr (Offset 0x81) R   Channel Status Register
<byte 6406>
{field (By field)}
<byte 6406>
tbits:1 rx_ready Bit 0 Receiver Ready
tbits:1 rx_fifo_full Bit 1 Receiver FIFO Full
tbits:1 tx_ready Bit 2 Transmitter Ready
tbits:1 tx_empty Bit 3 Transmitter Empty
tbits:1 overrun_error Bit 4 Overrun Error
tbits:1 parity_error Bit 5 Parity Error
tbits:1 framing_error Bit 6 Framing Error
tbits:1 received_break Bit 7 Received Break
{}
or sr (Offset 0x81) R   Channel Status Register
<byte 6406>
utiny value As byte
endunion sr (Offset 0x81) R   Channel Status Register
or d81 (Offset 0x81) R   Channel Status Register (Offset 0x81) W   Command Register
<byte 6406>
union cr (Offset 0x81) W   Command Register
<byte 6406>
{field (By field)}
<byte 6406>
tbits:1 rx_enable_disable Bit 0 Receiver Enable/Disable
tbits:1 tx_enable_disable Bit 1 Transmitter Enable/Disable
tbits:1 lock_txd_rxfifo_enables Bit 2 Hold present condition of Transmitter & Receiver enables/Change Transmitter & Receiver enable conditions
tbits:5 channel_command Bits 7:3 Channel Command
{}
or cr (Offset 0x81) W   Command Register
<byte 6406>
utiny value As byte
endunion cr (Offset 0x81) W   Command Register
or d81 (Offset 0x81) R   Channel Status Register (Offset 0x81) W   Command Register
<byte 6406>
utiny value As byte
endunion d81 (Offset 0x81) R   Channel Status Register (Offset 0x81) W   Command Register
<byte 6407>
union mr2 (Offset 0x80) R/W Mode Register 2
<byte 6407>
{field (By field)}
<byte 6407>
tbits:2 stop_length Bit 1:0 Stop Length
tbits:2 txint Bit 3:2 Receiver initiation of interrupt bidding condition
tbits:1 ctsn_enable_tx Bit 4 CTSN Enable Transmitter
tbits:1 tx_rts_control Bit 5 Transmitter RTS Control
tbits:2 channel_mode Bits 7:6 Channel Mode
{}
or mr2 (Offset 0x80) R/W Mode Register 2
<byte 6407>
utiny value As byte
endunion mr2 (Offset 0x80) R/W Mode Register 2
<byte 6408>
union d87 (Offset 0x87) R/W General Purpose Output Select Register (UARTA only) (Offset 0x87) R/W General Purpose Output Register (UARTB only)
<byte 6408>
union gposr (Offset 0x87) R/W General Purpose Output Select Register (UARTA only)
<byte 6408>
{field (By field)}
<byte 6408>
tbits:4 ggpo_0_selection Bits 3:0 Global General Purpose Output 0 Selection
tbits:4 ggpo_1_selection Bits 7:4 Global General Purpose Output 1 Selection
{}
or gposr (Offset 0x87) R/W General Purpose Output Select Register (UARTA only)
<byte 6408>
utiny value As byte
endunion gposr (Offset 0x87) R/W General Purpose Output Select Register (UARTA only)
or d87 (Offset 0x87) R/W General Purpose Output Select Register (UARTA only) (Offset 0x87) R/W General Purpose Output Register (UARTB only)
<byte 6408>
union gpor (Offset 0x87) R/W General Purpose Output Register (UARTB only)
<byte 6408>
{field (By field)}
<byte 6408>
tbits:1 gpor_0 Bit 0 GPOR(0)
tbits:1 gpor_1 Bit 1 GPOR(1)
tbits:1 gpor_2 Bit 2 GPOR(2)
tbits:1 gpor_3 Bit 3 GPOR(3)
tbits:4 reserved Bits 7:4 Reserved
{}
or gpor (Offset 0x87) R/W General Purpose Output Register (UARTB only)
<byte 6408>
utiny value As byte
endunion gpor (Offset 0x87) R/W General Purpose Output Register (UARTB only)
or d87 (Offset 0x87) R/W General Purpose Output Select Register (UARTA only) (Offset 0x87) R/W General Purpose Output Register (UARTB only)
<byte 6408>
utiny value As byte
endunion d87 (Offset 0x87) R/W General Purpose Output Select Register (UARTA only) (Offset 0x87) R/W General Purpose Output Register (UARTB only)
<byte 6409>
union xisr (Offset 0x86) R   Xon/Xoff Interrupt Status Register
<byte 6409>
{field (By field)}
<byte 6409>
tbits:2 txd_character_status Bits 1:0 TxD character status
tbits:2 txd_flow_status Bits 3:2 TxD flow status
tbits:2 auto_x_character_xmission_status Bits 5:4 Automatic Character transmission status
tbits:2 received_x_character_status Bits 7:6 Received X Character Status
{}
or xisr (Offset 0x86) R   Xon/Xoff Interrupt Status Register
<byte 6409>
utiny value As byte
endunion xisr (Offset 0x86) R   Xon/Xoff Interrupt Status Register
<byte 6410>
union iopior (Offset 0x85) R/W I/O Port Interrupt and Output
<byte 6410>
{field (By field)}
<byte 6410>
tbits:1 io0_output Bit 0 I/O0 output
tbits:1 io1_output Bit 1 I/O1 output
tbits:1 io2_output Bit 2 I/O2 output
tbits:1 io3_output Bit 3 I/O3 output
tbits:1 io0_enable Bit 4 I/O0 enable
tbits:1 io1_enable Bit 5 I/O1 enable
tbits:1 io2_enable Bit 6 I/O2 enable
tbits:1 io3_enable Bit 7 I/O3 enable
{}
or iopior (Offset 0x85) R/W I/O Port Interrupt and Output
<byte 6410>
utiny value As byte
endunion iopior (Offset 0x85) R/W I/O Port Interrupt and Output
<byte 6411>
union d84 (Offset 0x84) R   Input Port Register (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only) (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6411>
union ipr (Offset 0x84) R   Input Port Register
<byte 6411>
{field (By field)}
<byte 6411>
tbits:1 io0_state Bit 0 I/O0 state
tbits:1 io1_state Bit 1 I/O1 state
tbits:1 io2_state Bit 2 I/O2 state
tbits:1 io3_state Bit 3 I/O3 state
tbits:1 io0_change Bit 4 I/O0 change
tbits:1 io1_change Bit 5 I/O1 change
tbits:1 io2_change Bit 6 I/O2 change
tbits:1 io3_change Bit 7 I/O3 change
{}
or ipr (Offset 0x84) R   Input Port Register
<byte 6411>
utiny value As byte
endunion ipr (Offset 0x84) R   Input Port Register
or d84 (Offset 0x84) R   Input Port Register (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only) (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6411>
union brgtrua (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only)
<byte 6411>
{field (By field)}
<byte 6411>
tbits:8 msb_brg_timer_divisor Bits 7:0 8 MSB of the Baud Rate Generator Timer divisor
{}
or brgtrua (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only)
<byte 6411>
utiny value As byte
endunion brgtrua (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only)
or d84 (Offset 0x84) R   Input Port Register (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only) (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6411>
union brgtrla (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6411>
{field (By field)}
<byte 6411>
tbits:8 lsb_brg_timer_divisor Bits 7:0 8 LSB of the Baud Rate Generator Timer divisor
{}
or brgtrla (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6411>
utiny value As byte
endunion brgtrla (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
or d84 (Offset 0x84) R   Input Port Register (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only) (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6411>
utiny value As byte
endunion d84 (Offset 0x84) R   Input Port Register (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only) (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6412>
union d8B (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only) (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
<byte 6412>
union gpoc (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only)
<byte 6412>
{field (By field)}
<byte 6412>
tbits:2 clock_selection_gpor_0 Bits 1:0 Clock Selection GPOR(0)
tbits:2 clock_selection_gpor_1 Bits 3:2 Clock Selection GPOR(1)
tbits:2 clock_selection_gpor_2 Bits 5:4 Clock Selection GPOR(2)
tbits:2 clock_selection_gpor_3 Bits 7:6 Clock Selection GPOR(3)
{}
or gpoc (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only)
<byte 6412>
utiny value As byte
endunion gpoc (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only)
or d8B (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only) (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
<byte 6412>
union gpod (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
<byte 6412>
{field (By field)}
<byte 6412>
tbits:2 data_selection_gpor_0 Bits 1:0 Data Selection GPOR(0)
tbits:2 data_selection_gpor_1 Bits 3:2 Data Selection GPOR(1)
tbits:2 data_selection_gpor_2 Bits 5:4 Data Selection GPOR(2)
tbits:2 data_selection_gpor_3 Bits 7:6 Data Selection GPOR(3)
{}
or gpod (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
<byte 6412>
utiny value As byte
endunion gpod (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
or d8B (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only) (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
<byte 6412>
utiny value As byte
endunion d8B (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only) (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
<byte 6413>
{rsvd3 ((Offset 0x8A) NA  Reserved)}
<byte 6413>
utiny value 
{}
<byte 6414>
{rsvd2 ((Offset 0x89) NA  Reserved)}
<byte 6414>
utiny value 
{}
<byte 6415>
{rsvd1 ((Offset 0x88) NA  Reserved)}
<byte 6415>
utiny value 
{}
<byte 6416>
union d8F (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
<byte 6416>
union gccr (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only)
<byte 6416>
{field (By field)}
<byte 6416>
tbits:1 power_down_mode Bit 0 Power Down Mode
tbits:2 int_vector_control Bit 2:1 Interrupt Vector Control
tbits:3 reserved_5_3 Bit 5:3 Reserved
tbits:1 sync_bus_cycles Bit 6 Sync bus cycles
tbits:1 reserved_7 Bit 7 Reserved
{}
or gccr (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only)
<byte 6416>
utiny value As byte
endunion gccr (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only)
or d8F (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
<byte 6416>
union gitr (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
<byte 6416>
{field (By field)}
<byte 6416>
tbits:3 other_types Bit 2:0 Other types
tbits:2 reserved Bit 4:3 Reserved
tbits:1 tx_interrupt Bit 5 Transmitter Interrupt
tbits:2 rx_interrupt Bit 7:6 Receiver Interrupt
{}
or gitr (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
<byte 6416>
utiny value As byte
endunion gitr (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
or d8F (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
<byte 6416>
utiny value As byte
endunion d8F (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
<byte 6417>
union d8E (Offset 0x8E) R   Global Receive FIFO Register (UARTA only) (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
<byte 6417>
union grxfifo (Offset 0x8E) R   Global Receive FIFO Register (UARTA only)
<byte 6417>
{field (By field)}
<byte 6417>
tbits:8 data_bits Bits [7:0] 8 data bits MSBs =0 for 7,6,5 bit data
{}
or grxfifo (Offset 0x8E) R   Global Receive FIFO Register (UARTA only)
<byte 6417>
utiny value As byte
endunion grxfifo (Offset 0x8E) R   Global Receive FIFO Register (UARTA only)
or d8E (Offset 0x8E) R   Global Receive FIFO Register (UARTA only) (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
<byte 6417>
union gtxfifo (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
<byte 6417>
{field (By field)}
<byte 6417>
tbits:8 data_bits Bits [7:0] 8 data bits MSBs =0 for 7,6,5 bit data
{}
or gtxfifo (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
<byte 6417>
utiny value As byte
endunion gtxfifo (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
or d8E (Offset 0x8E) R   Global Receive FIFO Register (UARTA only) (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
<byte 6417>
utiny value As byte
endunion d8E (Offset 0x8E) R   Global Receive FIFO Register (UARTA only) (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
<byte 6418>
union d8D (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only) (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only) (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6418>
union gibcr (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only)
<byte 6418>
{field (By field)}
<byte 6418>
tbits:4 channel_byte_count_code Bits 3:0 Channel byte count code
tbits:4 reserved Bits 7:4 Reserved
{}
or gibcr (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only)
<byte 6418>
utiny value As byte
endunion gibcr (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only)
or d8D (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only) (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only) (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6418>
union brgtrub (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only)
<byte 6418>
{field (By field)}
<byte 6418>
tbits:8 msb_brg_timer_divisor Bits 7:0 8 MSB of the Baud Rate Generator Timer divisor
{}
or brgtrub (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only)
<byte 6418>
utiny value As byte
endunion brgtrub (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only)
or d8D (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only) (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only) (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6418>
union brgtrlb (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6418>
{field (By field)}
<byte 6418>
tbits:8 lsb_brg_timer_divisor Bits 7:0 8 LSB of the Baud Rate Generator Timer divisor
{}
or brgtrlb (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6418>
utiny value As byte
endunion brgtrlb (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
or d8D (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only) (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only) (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6418>
utiny value As byte
endunion d8D (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only) (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only) (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6419>
union d8C (Offset 0x8C) R   Current Interrupt Register (UARTA only) (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only) (Offset 0x8C) W   Update Current Interrupt Register (UARTA only) (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6419>
union cir (Offset 0x8C) R   Current Interrupt Register (UARTA only)
<byte 6419>
{field (By field)}
<byte 6419>
tbits:3 channel_number Bits 2:0 Channel number
tbits:3 current_byte_count_type Bits 5:3 Current byte count/type
tbits:2 type Bits 7:6 Type
{}
or cir (Offset 0x8C) R   Current Interrupt Register (UARTA only)
<byte 6419>
utiny value As byte
endunion cir (Offset 0x8C) R   Current Interrupt Register (UARTA only)
or d8C (Offset 0x8C) R   Current Interrupt Register (UARTA only) (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only) (Offset 0x8C) W   Update Current Interrupt Register (UARTA only) (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6419>
union gicr (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only)
<byte 6419>
{field (By field)}
<byte 6419>
tbits:3 channel_code Bits 2:0 Channel code
tbits:5 reserved Bits 7:3 Reserved
{}
or gicr (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only)
<byte 6419>
utiny value As byte
endunion gicr (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only)
or d8C (Offset 0x8C) R   Current Interrupt Register (UARTA only) (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only) (Offset 0x8C) W   Update Current Interrupt Register (UARTA only) (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6419>
{ucir ((Offset 0x8C) W   Update Current Interrupt Register (UARTA only))}
<byte 6419>
utiny value 
{}
or d8C (Offset 0x8C) R   Current Interrupt Register (UARTA only) (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only) (Offset 0x8C) W   Update Current Interrupt Register (UARTA only) (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6419>
union brgtcr (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6419>
{field (By field)}
<byte 6419>
tbits:3 brgtcr_a_clock_selection Bit 2:0 BRGTCR a, Clock selection
tbits:1 brgtcr_a_register_control Bit 3 BRGTCR a, Register control
tbits:3 brgtcr_b_clock_selection Bit 6:4 BRGTCR b, Clock selection
tbits:1 brgtcr_b_register_control Bit 7 BRGTCR b, Register control
{}
or brgtcr (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6419>
utiny value As byte
endunion brgtcr (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
or d8C (Offset 0x8C) R   Current Interrupt Register (UARTA only) (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only) (Offset 0x8C) W   Update Current Interrupt Register (UARTA only) (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6419>
utiny value As byte
endunion d8C (Offset 0x8C) R   Current Interrupt Register (UARTA only) (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only) (Offset 0x8C) W   Update Current Interrupt Register (UARTA only) (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
{}
<byte 6420>
{quartdr[1] (SC28L194 Quad UART Data Registers a, b, c, d)}
<byte 6420>
union d83 (Offset 0x83) R   Receiver FIFO Register (Offset 0x83) W   Transmitter FIFO Register
<byte 6420>
union rxfifo (Offset 0x83) R   Receiver FIFO Register
<byte 6420>
{field (By field)}
<byte 6420>
tbits:8 data_bits Bits [7:0] 8 data bits MSBs =0 for 7,6,5 bit data
{}
or rxfifo (Offset 0x83) R   Receiver FIFO Register
<byte 6420>
utiny value As byte
endunion rxfifo (Offset 0x83) R   Receiver FIFO Register
or d83 (Offset 0x83) R   Receiver FIFO Register (Offset 0x83) W   Transmitter FIFO Register
<byte 6420>
union txfifo (Offset 0x83) W   Transmitter FIFO Register
<byte 6420>
{field (By field)}
<byte 6420>
tbits:8 data_bits Bits [7:0] 8 data bits MSBs =0 for 7,6,5 bit data
{}
or txfifo (Offset 0x83) W   Transmitter FIFO Register
<byte 6420>
utiny value As byte
endunion txfifo (Offset 0x83) W   Transmitter FIFO Register
or d83 (Offset 0x83) R   Receiver FIFO Register (Offset 0x83) W   Transmitter FIFO Register
<byte 6420>
utiny value As byte
endunion d83 (Offset 0x83) R   Receiver FIFO Register (Offset 0x83) W   Transmitter FIFO Register
<byte 6421>
union d82 (Offset 0x82) R   Interrupt Status Register (Offset 0x82) W   Interrupt Mask Register
<byte 6421>
union isr (Offset 0x82) R   Interrupt Status Register
<byte 6421>
{field (By field)}
<byte 6421>
tbits:1 txrdy Bit 0 Transmitter has entered arbitration process
tbits:1 rxrdy Bit 1 Receiver has entered arbitration process
tbits:1 change_break_state Bit 2 Change of Break State
tbits:1 reserved Bit 3 Reserved
tbits:1 xon_off_event Bit 4 Xon/off event
tbits:1 ar_event Bit 5 Address recognition event
tbits:1 rx_watch_dog_time_out Bit 6 Receiver Watch-dog Time-out
tbits:1 io_port_change_state Bit 7 I/O Port change of state
{}
or isr (Offset 0x82) R   Interrupt Status Register
<byte 6421>
utiny value As byte
endunion isr (Offset 0x82) R   Interrupt Status Register
or d82 (Offset 0x82) R   Interrupt Status Register (Offset 0x82) W   Interrupt Mask Register
<byte 6421>
union imr (Offset 0x82) W   Interrupt Mask Register
<byte 6421>
{field (By field)}
<byte 6421>
tbits:1 txrdy_int_enable Bit 0 TxRDY interrupt enable
tbits:1 rxrdy_int_enable Bit 1 RxRDY interrupt enable
tbits:1 change_break_state_int_enable Bit 2 Change of Break State interrupt enable
tbits:1 reserved Bit 3 Reserved
tbits:1 xon_off_event_int_enable Bit 4 Xon/off event interrupt enable
tbits:1 ar_event_int_enable Bit 5 Address recognition event interrupt enable
tbits:1 rx_watch_dog_time_out_int_enable Bit 6 Receiver Watch-dog Time-out interrupt enable
tbits:1 io_port_change_state_int_enable Bit 7 I/O Port change of state interrupted enable
{}
or imr (Offset 0x82) W   Interrupt Mask Register
<byte 6421>
utiny value As byte
endunion imr (Offset 0x82) W   Interrupt Mask Register
or d82 (Offset 0x82) R   Interrupt Status Register (Offset 0x82) W   Interrupt Mask Register
<byte 6421>
utiny value As byte
endunion d82 (Offset 0x82) R   Interrupt Status Register (Offset 0x82) W   Interrupt Mask Register
<byte 6422>
union d81 (Offset 0x81) R   Channel Status Register (Offset 0x81) W   Command Register
<byte 6422>
union sr (Offset 0x81) R   Channel Status Register
<byte 6422>
{field (By field)}
<byte 6422>
tbits:1 rx_ready Bit 0 Receiver Ready
tbits:1 rx_fifo_full Bit 1 Receiver FIFO Full
tbits:1 tx_ready Bit 2 Transmitter Ready
tbits:1 tx_empty Bit 3 Transmitter Empty
tbits:1 overrun_error Bit 4 Overrun Error
tbits:1 parity_error Bit 5 Parity Error
tbits:1 framing_error Bit 6 Framing Error
tbits:1 received_break Bit 7 Received Break
{}
or sr (Offset 0x81) R   Channel Status Register
<byte 6422>
utiny value As byte
endunion sr (Offset 0x81) R   Channel Status Register
or d81 (Offset 0x81) R   Channel Status Register (Offset 0x81) W   Command Register
<byte 6422>
union cr (Offset 0x81) W   Command Register
<byte 6422>
{field (By field)}
<byte 6422>
tbits:1 rx_enable_disable Bit 0 Receiver Enable/Disable
tbits:1 tx_enable_disable Bit 1 Transmitter Enable/Disable
tbits:1 lock_txd_rxfifo_enables Bit 2 Hold present condition of Transmitter & Receiver enables/Change Transmitter & Receiver enable conditions
tbits:5 channel_command Bits 7:3 Channel Command
{}
or cr (Offset 0x81) W   Command Register
<byte 6422>
utiny value As byte
endunion cr (Offset 0x81) W   Command Register
or d81 (Offset 0x81) R   Channel Status Register (Offset 0x81) W   Command Register
<byte 6422>
utiny value As byte
endunion d81 (Offset 0x81) R   Channel Status Register (Offset 0x81) W   Command Register
<byte 6423>
union mr2 (Offset 0x80) R/W Mode Register 2
<byte 6423>
{field (By field)}
<byte 6423>
tbits:2 stop_length Bit 1:0 Stop Length
tbits:2 txint Bit 3:2 Receiver initiation of interrupt bidding condition
tbits:1 ctsn_enable_tx Bit 4 CTSN Enable Transmitter
tbits:1 tx_rts_control Bit 5 Transmitter RTS Control
tbits:2 channel_mode Bits 7:6 Channel Mode
{}
or mr2 (Offset 0x80) R/W Mode Register 2
<byte 6423>
utiny value As byte
endunion mr2 (Offset 0x80) R/W Mode Register 2
<byte 6424>
union d87 (Offset 0x87) R/W General Purpose Output Select Register (UARTA only) (Offset 0x87) R/W General Purpose Output Register (UARTB only)
<byte 6424>
union gposr (Offset 0x87) R/W General Purpose Output Select Register (UARTA only)
<byte 6424>
{field (By field)}
<byte 6424>
tbits:4 ggpo_0_selection Bits 3:0 Global General Purpose Output 0 Selection
tbits:4 ggpo_1_selection Bits 7:4 Global General Purpose Output 1 Selection
{}
or gposr (Offset 0x87) R/W General Purpose Output Select Register (UARTA only)
<byte 6424>
utiny value As byte
endunion gposr (Offset 0x87) R/W General Purpose Output Select Register (UARTA only)
or d87 (Offset 0x87) R/W General Purpose Output Select Register (UARTA only) (Offset 0x87) R/W General Purpose Output Register (UARTB only)
<byte 6424>
union gpor (Offset 0x87) R/W General Purpose Output Register (UARTB only)
<byte 6424>
{field (By field)}
<byte 6424>
tbits:1 gpor_0 Bit 0 GPOR(0)
tbits:1 gpor_1 Bit 1 GPOR(1)
tbits:1 gpor_2 Bit 2 GPOR(2)
tbits:1 gpor_3 Bit 3 GPOR(3)
tbits:4 reserved Bits 7:4 Reserved
{}
or gpor (Offset 0x87) R/W General Purpose Output Register (UARTB only)
<byte 6424>
utiny value As byte
endunion gpor (Offset 0x87) R/W General Purpose Output Register (UARTB only)
or d87 (Offset 0x87) R/W General Purpose Output Select Register (UARTA only) (Offset 0x87) R/W General Purpose Output Register (UARTB only)
<byte 6424>
utiny value As byte
endunion d87 (Offset 0x87) R/W General Purpose Output Select Register (UARTA only) (Offset 0x87) R/W General Purpose Output Register (UARTB only)
<byte 6425>
union xisr (Offset 0x86) R   Xon/Xoff Interrupt Status Register
<byte 6425>
{field (By field)}
<byte 6425>
tbits:2 txd_character_status Bits 1:0 TxD character status
tbits:2 txd_flow_status Bits 3:2 TxD flow status
tbits:2 auto_x_character_xmission_status Bits 5:4 Automatic Character transmission status
tbits:2 received_x_character_status Bits 7:6 Received X Character Status
{}
or xisr (Offset 0x86) R   Xon/Xoff Interrupt Status Register
<byte 6425>
utiny value As byte
endunion xisr (Offset 0x86) R   Xon/Xoff Interrupt Status Register
<byte 6426>
union iopior (Offset 0x85) R/W I/O Port Interrupt and Output
<byte 6426>
{field (By field)}
<byte 6426>
tbits:1 io0_output Bit 0 I/O0 output
tbits:1 io1_output Bit 1 I/O1 output
tbits:1 io2_output Bit 2 I/O2 output
tbits:1 io3_output Bit 3 I/O3 output
tbits:1 io0_enable Bit 4 I/O0 enable
tbits:1 io1_enable Bit 5 I/O1 enable
tbits:1 io2_enable Bit 6 I/O2 enable
tbits:1 io3_enable Bit 7 I/O3 enable
{}
or iopior (Offset 0x85) R/W I/O Port Interrupt and Output
<byte 6426>
utiny value As byte
endunion iopior (Offset 0x85) R/W I/O Port Interrupt and Output
<byte 6427>
union d84 (Offset 0x84) R   Input Port Register (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only) (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6427>
union ipr (Offset 0x84) R   Input Port Register
<byte 6427>
{field (By field)}
<byte 6427>
tbits:1 io0_state Bit 0 I/O0 state
tbits:1 io1_state Bit 1 I/O1 state
tbits:1 io2_state Bit 2 I/O2 state
tbits:1 io3_state Bit 3 I/O3 state
tbits:1 io0_change Bit 4 I/O0 change
tbits:1 io1_change Bit 5 I/O1 change
tbits:1 io2_change Bit 6 I/O2 change
tbits:1 io3_change Bit 7 I/O3 change
{}
or ipr (Offset 0x84) R   Input Port Register
<byte 6427>
utiny value As byte
endunion ipr (Offset 0x84) R   Input Port Register
or d84 (Offset 0x84) R   Input Port Register (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only) (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6427>
union brgtrua (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only)
<byte 6427>
{field (By field)}
<byte 6427>
tbits:8 msb_brg_timer_divisor Bits 7:0 8 MSB of the Baud Rate Generator Timer divisor
{}
or brgtrua (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only)
<byte 6427>
utiny value As byte
endunion brgtrua (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only)
or d84 (Offset 0x84) R   Input Port Register (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only) (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6427>
union brgtrla (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6427>
{field (By field)}
<byte 6427>
tbits:8 lsb_brg_timer_divisor Bits 7:0 8 LSB of the Baud Rate Generator Timer divisor
{}
or brgtrla (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6427>
utiny value As byte
endunion brgtrla (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
or d84 (Offset 0x84) R   Input Port Register (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only) (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6427>
utiny value As byte
endunion d84 (Offset 0x84) R   Input Port Register (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only) (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6428>
union d8B (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only) (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
<byte 6428>
union gpoc (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only)
<byte 6428>
{field (By field)}
<byte 6428>
tbits:2 clock_selection_gpor_0 Bits 1:0 Clock Selection GPOR(0)
tbits:2 clock_selection_gpor_1 Bits 3:2 Clock Selection GPOR(1)
tbits:2 clock_selection_gpor_2 Bits 5:4 Clock Selection GPOR(2)
tbits:2 clock_selection_gpor_3 Bits 7:6 Clock Selection GPOR(3)
{}
or gpoc (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only)
<byte 6428>
utiny value As byte
endunion gpoc (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only)
or d8B (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only) (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
<byte 6428>
union gpod (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
<byte 6428>
{field (By field)}
<byte 6428>
tbits:2 data_selection_gpor_0 Bits 1:0 Data Selection GPOR(0)
tbits:2 data_selection_gpor_1 Bits 3:2 Data Selection GPOR(1)
tbits:2 data_selection_gpor_2 Bits 5:4 Data Selection GPOR(2)
tbits:2 data_selection_gpor_3 Bits 7:6 Data Selection GPOR(3)
{}
or gpod (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
<byte 6428>
utiny value As byte
endunion gpod (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
or d8B (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only) (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
<byte 6428>
utiny value As byte
endunion d8B (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only) (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
<byte 6429>
{rsvd3 ((Offset 0x8A) NA  Reserved)}
<byte 6429>
utiny value 
{}
<byte 6430>
{rsvd2 ((Offset 0x89) NA  Reserved)}
<byte 6430>
utiny value 
{}
<byte 6431>
{rsvd1 ((Offset 0x88) NA  Reserved)}
<byte 6431>
utiny value 
{}
<byte 6432>
union d8F (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
<byte 6432>
union gccr (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only)
<byte 6432>
{field (By field)}
<byte 6432>
tbits:1 power_down_mode Bit 0 Power Down Mode
tbits:2 int_vector_control Bit 2:1 Interrupt Vector Control
tbits:3 reserved_5_3 Bit 5:3 Reserved
tbits:1 sync_bus_cycles Bit 6 Sync bus cycles
tbits:1 reserved_7 Bit 7 Reserved
{}
or gccr (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only)
<byte 6432>
utiny value As byte
endunion gccr (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only)
or d8F (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
<byte 6432>
union gitr (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
<byte 6432>
{field (By field)}
<byte 6432>
tbits:3 other_types Bit 2:0 Other types
tbits:2 reserved Bit 4:3 Reserved
tbits:1 tx_interrupt Bit 5 Transmitter Interrupt
tbits:2 rx_interrupt Bit 7:6 Receiver Interrupt
{}
or gitr (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
<byte 6432>
utiny value As byte
endunion gitr (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
or d8F (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
<byte 6432>
utiny value As byte
endunion d8F (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
<byte 6433>
union d8E (Offset 0x8E) R   Global Receive FIFO Register (UARTA only) (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
<byte 6433>
union grxfifo (Offset 0x8E) R   Global Receive FIFO Register (UARTA only)
<byte 6433>
{field (By field)}
<byte 6433>
tbits:8 data_bits Bits [7:0] 8 data bits MSBs =0 for 7,6,5 bit data
{}
or grxfifo (Offset 0x8E) R   Global Receive FIFO Register (UARTA only)
<byte 6433>
utiny value As byte
endunion grxfifo (Offset 0x8E) R   Global Receive FIFO Register (UARTA only)
or d8E (Offset 0x8E) R   Global Receive FIFO Register (UARTA only) (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
<byte 6433>
union gtxfifo (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
<byte 6433>
{field (By field)}
<byte 6433>
tbits:8 data_bits Bits [7:0] 8 data bits MSBs =0 for 7,6,5 bit data
{}
or gtxfifo (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
<byte 6433>
utiny value As byte
endunion gtxfifo (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
or d8E (Offset 0x8E) R   Global Receive FIFO Register (UARTA only) (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
<byte 6433>
utiny value As byte
endunion d8E (Offset 0x8E) R   Global Receive FIFO Register (UARTA only) (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
<byte 6434>
union d8D (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only) (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only) (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6434>
union gibcr (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only)
<byte 6434>
{field (By field)}
<byte 6434>
tbits:4 channel_byte_count_code Bits 3:0 Channel byte count code
tbits:4 reserved Bits 7:4 Reserved
{}
or gibcr (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only)
<byte 6434>
utiny value As byte
endunion gibcr (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only)
or d8D (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only) (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only) (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6434>
union brgtrub (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only)
<byte 6434>
{field (By field)}
<byte 6434>
tbits:8 msb_brg_timer_divisor Bits 7:0 8 MSB of the Baud Rate Generator Timer divisor
{}
or brgtrub (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only)
<byte 6434>
utiny value As byte
endunion brgtrub (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only)
or d8D (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only) (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only) (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6434>
union brgtrlb (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6434>
{field (By field)}
<byte 6434>
tbits:8 lsb_brg_timer_divisor Bits 7:0 8 LSB of the Baud Rate Generator Timer divisor
{}
or brgtrlb (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6434>
utiny value As byte
endunion brgtrlb (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
or d8D (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only) (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only) (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6434>
utiny value As byte
endunion d8D (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only) (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only) (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6435>
union d8C (Offset 0x8C) R   Current Interrupt Register (UARTA only) (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only) (Offset 0x8C) W   Update Current Interrupt Register (UARTA only) (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6435>
union cir (Offset 0x8C) R   Current Interrupt Register (UARTA only)
<byte 6435>
{field (By field)}
<byte 6435>
tbits:3 channel_number Bits 2:0 Channel number
tbits:3 current_byte_count_type Bits 5:3 Current byte count/type
tbits:2 type Bits 7:6 Type
{}
or cir (Offset 0x8C) R   Current Interrupt Register (UARTA only)
<byte 6435>
utiny value As byte
endunion cir (Offset 0x8C) R   Current Interrupt Register (UARTA only)
or d8C (Offset 0x8C) R   Current Interrupt Register (UARTA only) (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only) (Offset 0x8C) W   Update Current Interrupt Register (UARTA only) (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6435>
union gicr (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only)
<byte 6435>
{field (By field)}
<byte 6435>
tbits:3 channel_code Bits 2:0 Channel code
tbits:5 reserved Bits 7:3 Reserved
{}
or gicr (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only)
<byte 6435>
utiny value As byte
endunion gicr (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only)
or d8C (Offset 0x8C) R   Current Interrupt Register (UARTA only) (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only) (Offset 0x8C) W   Update Current Interrupt Register (UARTA only) (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6435>
{ucir ((Offset 0x8C) W   Update Current Interrupt Register (UARTA only))}
<byte 6435>
utiny value 
{}
or d8C (Offset 0x8C) R   Current Interrupt Register (UARTA only) (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only) (Offset 0x8C) W   Update Current Interrupt Register (UARTA only) (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6435>
union brgtcr (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6435>
{field (By field)}
<byte 6435>
tbits:3 brgtcr_a_clock_selection Bit 2:0 BRGTCR a, Clock selection
tbits:1 brgtcr_a_register_control Bit 3 BRGTCR a, Register control
tbits:3 brgtcr_b_clock_selection Bit 6:4 BRGTCR b, Clock selection
tbits:1 brgtcr_b_register_control Bit 7 BRGTCR b, Register control
{}
or brgtcr (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6435>
utiny value As byte
endunion brgtcr (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
or d8C (Offset 0x8C) R   Current Interrupt Register (UARTA only) (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only) (Offset 0x8C) W   Update Current Interrupt Register (UARTA only) (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6435>
utiny value As byte
endunion d8C (Offset 0x8C) R   Current Interrupt Register (UARTA only) (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only) (Offset 0x8C) W   Update Current Interrupt Register (UARTA only) (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
{}
<byte 6436>
{quartdr[2] (SC28L194 Quad UART Data Registers a, b, c, d)}
<byte 6436>
union d83 (Offset 0x83) R   Receiver FIFO Register (Offset 0x83) W   Transmitter FIFO Register
<byte 6436>
union rxfifo (Offset 0x83) R   Receiver FIFO Register
<byte 6436>
{field (By field)}
<byte 6436>
tbits:8 data_bits Bits [7:0] 8 data bits MSBs =0 for 7,6,5 bit data
{}
or rxfifo (Offset 0x83) R   Receiver FIFO Register
<byte 6436>
utiny value As byte
endunion rxfifo (Offset 0x83) R   Receiver FIFO Register
or d83 (Offset 0x83) R   Receiver FIFO Register (Offset 0x83) W   Transmitter FIFO Register
<byte 6436>
union txfifo (Offset 0x83) W   Transmitter FIFO Register
<byte 6436>
{field (By field)}
<byte 6436>
tbits:8 data_bits Bits [7:0] 8 data bits MSBs =0 for 7,6,5 bit data
{}
or txfifo (Offset 0x83) W   Transmitter FIFO Register
<byte 6436>
utiny value As byte
endunion txfifo (Offset 0x83) W   Transmitter FIFO Register
or d83 (Offset 0x83) R   Receiver FIFO Register (Offset 0x83) W   Transmitter FIFO Register
<byte 6436>
utiny value As byte
endunion d83 (Offset 0x83) R   Receiver FIFO Register (Offset 0x83) W   Transmitter FIFO Register
<byte 6437>
union d82 (Offset 0x82) R   Interrupt Status Register (Offset 0x82) W   Interrupt Mask Register
<byte 6437>
union isr (Offset 0x82) R   Interrupt Status Register
<byte 6437>
{field (By field)}
<byte 6437>
tbits:1 txrdy Bit 0 Transmitter has entered arbitration process
tbits:1 rxrdy Bit 1 Receiver has entered arbitration process
tbits:1 change_break_state Bit 2 Change of Break State
tbits:1 reserved Bit 3 Reserved
tbits:1 xon_off_event Bit 4 Xon/off event
tbits:1 ar_event Bit 5 Address recognition event
tbits:1 rx_watch_dog_time_out Bit 6 Receiver Watch-dog Time-out
tbits:1 io_port_change_state Bit 7 I/O Port change of state
{}
or isr (Offset 0x82) R   Interrupt Status Register
<byte 6437>
utiny value As byte
endunion isr (Offset 0x82) R   Interrupt Status Register
or d82 (Offset 0x82) R   Interrupt Status Register (Offset 0x82) W   Interrupt Mask Register
<byte 6437>
union imr (Offset 0x82) W   Interrupt Mask Register
<byte 6437>
{field (By field)}
<byte 6437>
tbits:1 txrdy_int_enable Bit 0 TxRDY interrupt enable
tbits:1 rxrdy_int_enable Bit 1 RxRDY interrupt enable
tbits:1 change_break_state_int_enable Bit 2 Change of Break State interrupt enable
tbits:1 reserved Bit 3 Reserved
tbits:1 xon_off_event_int_enable Bit 4 Xon/off event interrupt enable
tbits:1 ar_event_int_enable Bit 5 Address recognition event interrupt enable
tbits:1 rx_watch_dog_time_out_int_enable Bit 6 Receiver Watch-dog Time-out interrupt enable
tbits:1 io_port_change_state_int_enable Bit 7 I/O Port change of state interrupted enable
{}
or imr (Offset 0x82) W   Interrupt Mask Register
<byte 6437>
utiny value As byte
endunion imr (Offset 0x82) W   Interrupt Mask Register
or d82 (Offset 0x82) R   Interrupt Status Register (Offset 0x82) W   Interrupt Mask Register
<byte 6437>
utiny value As byte
endunion d82 (Offset 0x82) R   Interrupt Status Register (Offset 0x82) W   Interrupt Mask Register
<byte 6438>
union d81 (Offset 0x81) R   Channel Status Register (Offset 0x81) W   Command Register
<byte 6438>
union sr (Offset 0x81) R   Channel Status Register
<byte 6438>
{field (By field)}
<byte 6438>
tbits:1 rx_ready Bit 0 Receiver Ready
tbits:1 rx_fifo_full Bit 1 Receiver FIFO Full
tbits:1 tx_ready Bit 2 Transmitter Ready
tbits:1 tx_empty Bit 3 Transmitter Empty
tbits:1 overrun_error Bit 4 Overrun Error
tbits:1 parity_error Bit 5 Parity Error
tbits:1 framing_error Bit 6 Framing Error
tbits:1 received_break Bit 7 Received Break
{}
or sr (Offset 0x81) R   Channel Status Register
<byte 6438>
utiny value As byte
endunion sr (Offset 0x81) R   Channel Status Register
or d81 (Offset 0x81) R   Channel Status Register (Offset 0x81) W   Command Register
<byte 6438>
union cr (Offset 0x81) W   Command Register
<byte 6438>
{field (By field)}
<byte 6438>
tbits:1 rx_enable_disable Bit 0 Receiver Enable/Disable
tbits:1 tx_enable_disable Bit 1 Transmitter Enable/Disable
tbits:1 lock_txd_rxfifo_enables Bit 2 Hold present condition of Transmitter & Receiver enables/Change Transmitter & Receiver enable conditions
tbits:5 channel_command Bits 7:3 Channel Command
{}
or cr (Offset 0x81) W   Command Register
<byte 6438>
utiny value As byte
endunion cr (Offset 0x81) W   Command Register
or d81 (Offset 0x81) R   Channel Status Register (Offset 0x81) W   Command Register
<byte 6438>
utiny value As byte
endunion d81 (Offset 0x81) R   Channel Status Register (Offset 0x81) W   Command Register
<byte 6439>
union mr2 (Offset 0x80) R/W Mode Register 2
<byte 6439>
{field (By field)}
<byte 6439>
tbits:2 stop_length Bit 1:0 Stop Length
tbits:2 txint Bit 3:2 Receiver initiation of interrupt bidding condition
tbits:1 ctsn_enable_tx Bit 4 CTSN Enable Transmitter
tbits:1 tx_rts_control Bit 5 Transmitter RTS Control
tbits:2 channel_mode Bits 7:6 Channel Mode
{}
or mr2 (Offset 0x80) R/W Mode Register 2
<byte 6439>
utiny value As byte
endunion mr2 (Offset 0x80) R/W Mode Register 2
<byte 6440>
union d87 (Offset 0x87) R/W General Purpose Output Select Register (UARTA only) (Offset 0x87) R/W General Purpose Output Register (UARTB only)
<byte 6440>
union gposr (Offset 0x87) R/W General Purpose Output Select Register (UARTA only)
<byte 6440>
{field (By field)}
<byte 6440>
tbits:4 ggpo_0_selection Bits 3:0 Global General Purpose Output 0 Selection
tbits:4 ggpo_1_selection Bits 7:4 Global General Purpose Output 1 Selection
{}
or gposr (Offset 0x87) R/W General Purpose Output Select Register (UARTA only)
<byte 6440>
utiny value As byte
endunion gposr (Offset 0x87) R/W General Purpose Output Select Register (UARTA only)
or d87 (Offset 0x87) R/W General Purpose Output Select Register (UARTA only) (Offset 0x87) R/W General Purpose Output Register (UARTB only)
<byte 6440>
union gpor (Offset 0x87) R/W General Purpose Output Register (UARTB only)
<byte 6440>
{field (By field)}
<byte 6440>
tbits:1 gpor_0 Bit 0 GPOR(0)
tbits:1 gpor_1 Bit 1 GPOR(1)
tbits:1 gpor_2 Bit 2 GPOR(2)
tbits:1 gpor_3 Bit 3 GPOR(3)
tbits:4 reserved Bits 7:4 Reserved
{}
or gpor (Offset 0x87) R/W General Purpose Output Register (UARTB only)
<byte 6440>
utiny value As byte
endunion gpor (Offset 0x87) R/W General Purpose Output Register (UARTB only)
or d87 (Offset 0x87) R/W General Purpose Output Select Register (UARTA only) (Offset 0x87) R/W General Purpose Output Register (UARTB only)
<byte 6440>
utiny value As byte
endunion d87 (Offset 0x87) R/W General Purpose Output Select Register (UARTA only) (Offset 0x87) R/W General Purpose Output Register (UARTB only)
<byte 6441>
union xisr (Offset 0x86) R   Xon/Xoff Interrupt Status Register
<byte 6441>
{field (By field)}
<byte 6441>
tbits:2 txd_character_status Bits 1:0 TxD character status
tbits:2 txd_flow_status Bits 3:2 TxD flow status
tbits:2 auto_x_character_xmission_status Bits 5:4 Automatic Character transmission status
tbits:2 received_x_character_status Bits 7:6 Received X Character Status
{}
or xisr (Offset 0x86) R   Xon/Xoff Interrupt Status Register
<byte 6441>
utiny value As byte
endunion xisr (Offset 0x86) R   Xon/Xoff Interrupt Status Register
<byte 6442>
union iopior (Offset 0x85) R/W I/O Port Interrupt and Output
<byte 6442>
{field (By field)}
<byte 6442>
tbits:1 io0_output Bit 0 I/O0 output
tbits:1 io1_output Bit 1 I/O1 output
tbits:1 io2_output Bit 2 I/O2 output
tbits:1 io3_output Bit 3 I/O3 output
tbits:1 io0_enable Bit 4 I/O0 enable
tbits:1 io1_enable Bit 5 I/O1 enable
tbits:1 io2_enable Bit 6 I/O2 enable
tbits:1 io3_enable Bit 7 I/O3 enable
{}
or iopior (Offset 0x85) R/W I/O Port Interrupt and Output
<byte 6442>
utiny value As byte
endunion iopior (Offset 0x85) R/W I/O Port Interrupt and Output
<byte 6443>
union d84 (Offset 0x84) R   Input Port Register (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only) (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6443>
union ipr (Offset 0x84) R   Input Port Register
<byte 6443>
{field (By field)}
<byte 6443>
tbits:1 io0_state Bit 0 I/O0 state
tbits:1 io1_state Bit 1 I/O1 state
tbits:1 io2_state Bit 2 I/O2 state
tbits:1 io3_state Bit 3 I/O3 state
tbits:1 io0_change Bit 4 I/O0 change
tbits:1 io1_change Bit 5 I/O1 change
tbits:1 io2_change Bit 6 I/O2 change
tbits:1 io3_change Bit 7 I/O3 change
{}
or ipr (Offset 0x84) R   Input Port Register
<byte 6443>
utiny value As byte
endunion ipr (Offset 0x84) R   Input Port Register
or d84 (Offset 0x84) R   Input Port Register (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only) (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6443>
union brgtrua (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only)
<byte 6443>
{field (By field)}
<byte 6443>
tbits:8 msb_brg_timer_divisor Bits 7:0 8 MSB of the Baud Rate Generator Timer divisor
{}
or brgtrua (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only)
<byte 6443>
utiny value As byte
endunion brgtrua (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only)
or d84 (Offset 0x84) R   Input Port Register (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only) (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6443>
union brgtrla (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6443>
{field (By field)}
<byte 6443>
tbits:8 lsb_brg_timer_divisor Bits 7:0 8 LSB of the Baud Rate Generator Timer divisor
{}
or brgtrla (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6443>
utiny value As byte
endunion brgtrla (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
or d84 (Offset 0x84) R   Input Port Register (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only) (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6443>
utiny value As byte
endunion d84 (Offset 0x84) R   Input Port Register (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only) (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6444>
union d8B (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only) (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
<byte 6444>
union gpoc (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only)
<byte 6444>
{field (By field)}
<byte 6444>
tbits:2 clock_selection_gpor_0 Bits 1:0 Clock Selection GPOR(0)
tbits:2 clock_selection_gpor_1 Bits 3:2 Clock Selection GPOR(1)
tbits:2 clock_selection_gpor_2 Bits 5:4 Clock Selection GPOR(2)
tbits:2 clock_selection_gpor_3 Bits 7:6 Clock Selection GPOR(3)
{}
or gpoc (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only)
<byte 6444>
utiny value As byte
endunion gpoc (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only)
or d8B (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only) (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
<byte 6444>
union gpod (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
<byte 6444>
{field (By field)}
<byte 6444>
tbits:2 data_selection_gpor_0 Bits 1:0 Data Selection GPOR(0)
tbits:2 data_selection_gpor_1 Bits 3:2 Data Selection GPOR(1)
tbits:2 data_selection_gpor_2 Bits 5:4 Data Selection GPOR(2)
tbits:2 data_selection_gpor_3 Bits 7:6 Data Selection GPOR(3)
{}
or gpod (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
<byte 6444>
utiny value As byte
endunion gpod (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
or d8B (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only) (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
<byte 6444>
utiny value As byte
endunion d8B (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only) (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
<byte 6445>
{rsvd3 ((Offset 0x8A) NA  Reserved)}
<byte 6445>
utiny value 
{}
<byte 6446>
{rsvd2 ((Offset 0x89) NA  Reserved)}
<byte 6446>
utiny value 
{}
<byte 6447>
{rsvd1 ((Offset 0x88) NA  Reserved)}
<byte 6447>
utiny value 
{}
<byte 6448>
union d8F (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
<byte 6448>
union gccr (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only)
<byte 6448>
{field (By field)}
<byte 6448>
tbits:1 power_down_mode Bit 0 Power Down Mode
tbits:2 int_vector_control Bit 2:1 Interrupt Vector Control
tbits:3 reserved_5_3 Bit 5:3 Reserved
tbits:1 sync_bus_cycles Bit 6 Sync bus cycles
tbits:1 reserved_7 Bit 7 Reserved
{}
or gccr (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only)
<byte 6448>
utiny value As byte
endunion gccr (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only)
or d8F (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
<byte 6448>
union gitr (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
<byte 6448>
{field (By field)}
<byte 6448>
tbits:3 other_types Bit 2:0 Other types
tbits:2 reserved Bit 4:3 Reserved
tbits:1 tx_interrupt Bit 5 Transmitter Interrupt
tbits:2 rx_interrupt Bit 7:6 Receiver Interrupt
{}
or gitr (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
<byte 6448>
utiny value As byte
endunion gitr (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
or d8F (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
<byte 6448>
utiny value As byte
endunion d8F (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
<byte 6449>
union d8E (Offset 0x8E) R   Global Receive FIFO Register (UARTA only) (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
<byte 6449>
union grxfifo (Offset 0x8E) R   Global Receive FIFO Register (UARTA only)
<byte 6449>
{field (By field)}
<byte 6449>
tbits:8 data_bits Bits [7:0] 8 data bits MSBs =0 for 7,6,5 bit data
{}
or grxfifo (Offset 0x8E) R   Global Receive FIFO Register (UARTA only)
<byte 6449>
utiny value As byte
endunion grxfifo (Offset 0x8E) R   Global Receive FIFO Register (UARTA only)
or d8E (Offset 0x8E) R   Global Receive FIFO Register (UARTA only) (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
<byte 6449>
union gtxfifo (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
<byte 6449>
{field (By field)}
<byte 6449>
tbits:8 data_bits Bits [7:0] 8 data bits MSBs =0 for 7,6,5 bit data
{}
or gtxfifo (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
<byte 6449>
utiny value As byte
endunion gtxfifo (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
or d8E (Offset 0x8E) R   Global Receive FIFO Register (UARTA only) (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
<byte 6449>
utiny value As byte
endunion d8E (Offset 0x8E) R   Global Receive FIFO Register (UARTA only) (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
<byte 6450>
union d8D (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only) (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only) (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6450>
union gibcr (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only)
<byte 6450>
{field (By field)}
<byte 6450>
tbits:4 channel_byte_count_code Bits 3:0 Channel byte count code
tbits:4 reserved Bits 7:4 Reserved
{}
or gibcr (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only)
<byte 6450>
utiny value As byte
endunion gibcr (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only)
or d8D (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only) (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only) (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6450>
union brgtrub (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only)
<byte 6450>
{field (By field)}
<byte 6450>
tbits:8 msb_brg_timer_divisor Bits 7:0 8 MSB of the Baud Rate Generator Timer divisor
{}
or brgtrub (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only)
<byte 6450>
utiny value As byte
endunion brgtrub (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only)
or d8D (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only) (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only) (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6450>
union brgtrlb (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6450>
{field (By field)}
<byte 6450>
tbits:8 lsb_brg_timer_divisor Bits 7:0 8 LSB of the Baud Rate Generator Timer divisor
{}
or brgtrlb (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6450>
utiny value As byte
endunion brgtrlb (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
or d8D (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only) (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only) (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6450>
utiny value As byte
endunion d8D (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only) (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only) (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6451>
union d8C (Offset 0x8C) R   Current Interrupt Register (UARTA only) (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only) (Offset 0x8C) W   Update Current Interrupt Register (UARTA only) (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6451>
union cir (Offset 0x8C) R   Current Interrupt Register (UARTA only)
<byte 6451>
{field (By field)}
<byte 6451>
tbits:3 channel_number Bits 2:0 Channel number
tbits:3 current_byte_count_type Bits 5:3 Current byte count/type
tbits:2 type Bits 7:6 Type
{}
or cir (Offset 0x8C) R   Current Interrupt Register (UARTA only)
<byte 6451>
utiny value As byte
endunion cir (Offset 0x8C) R   Current Interrupt Register (UARTA only)
or d8C (Offset 0x8C) R   Current Interrupt Register (UARTA only) (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only) (Offset 0x8C) W   Update Current Interrupt Register (UARTA only) (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6451>
union gicr (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only)
<byte 6451>
{field (By field)}
<byte 6451>
tbits:3 channel_code Bits 2:0 Channel code
tbits:5 reserved Bits 7:3 Reserved
{}
or gicr (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only)
<byte 6451>
utiny value As byte
endunion gicr (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only)
or d8C (Offset 0x8C) R   Current Interrupt Register (UARTA only) (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only) (Offset 0x8C) W   Update Current Interrupt Register (UARTA only) (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6451>
{ucir ((Offset 0x8C) W   Update Current Interrupt Register (UARTA only))}
<byte 6451>
utiny value 
{}
or d8C (Offset 0x8C) R   Current Interrupt Register (UARTA only) (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only) (Offset 0x8C) W   Update Current Interrupt Register (UARTA only) (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6451>
union brgtcr (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6451>
{field (By field)}
<byte 6451>
tbits:3 brgtcr_a_clock_selection Bit 2:0 BRGTCR a, Clock selection
tbits:1 brgtcr_a_register_control Bit 3 BRGTCR a, Register control
tbits:3 brgtcr_b_clock_selection Bit 6:4 BRGTCR b, Clock selection
tbits:1 brgtcr_b_register_control Bit 7 BRGTCR b, Register control
{}
or brgtcr (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6451>
utiny value As byte
endunion brgtcr (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
or d8C (Offset 0x8C) R   Current Interrupt Register (UARTA only) (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only) (Offset 0x8C) W   Update Current Interrupt Register (UARTA only) (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6451>
utiny value As byte
endunion d8C (Offset 0x8C) R   Current Interrupt Register (UARTA only) (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only) (Offset 0x8C) W   Update Current Interrupt Register (UARTA only) (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
{}
<byte 6452>
{quartdr[3] (SC28L194 Quad UART Data Registers a, b, c, d)}
<byte 6452>
union d83 (Offset 0x83) R   Receiver FIFO Register (Offset 0x83) W   Transmitter FIFO Register
<byte 6452>
union rxfifo (Offset 0x83) R   Receiver FIFO Register
<byte 6452>
{field (By field)}
<byte 6452>
tbits:8 data_bits Bits [7:0] 8 data bits MSBs =0 for 7,6,5 bit data
{}
or rxfifo (Offset 0x83) R   Receiver FIFO Register
<byte 6452>
utiny value As byte
endunion rxfifo (Offset 0x83) R   Receiver FIFO Register
or d83 (Offset 0x83) R   Receiver FIFO Register (Offset 0x83) W   Transmitter FIFO Register
<byte 6452>
union txfifo (Offset 0x83) W   Transmitter FIFO Register
<byte 6452>
{field (By field)}
<byte 6452>
tbits:8 data_bits Bits [7:0] 8 data bits MSBs =0 for 7,6,5 bit data
{}
or txfifo (Offset 0x83) W   Transmitter FIFO Register
<byte 6452>
utiny value As byte
endunion txfifo (Offset 0x83) W   Transmitter FIFO Register
or d83 (Offset 0x83) R   Receiver FIFO Register (Offset 0x83) W   Transmitter FIFO Register
<byte 6452>
utiny value As byte
endunion d83 (Offset 0x83) R   Receiver FIFO Register (Offset 0x83) W   Transmitter FIFO Register
<byte 6453>
union d82 (Offset 0x82) R   Interrupt Status Register (Offset 0x82) W   Interrupt Mask Register
<byte 6453>
union isr (Offset 0x82) R   Interrupt Status Register
<byte 6453>
{field (By field)}
<byte 6453>
tbits:1 txrdy Bit 0 Transmitter has entered arbitration process
tbits:1 rxrdy Bit 1 Receiver has entered arbitration process
tbits:1 change_break_state Bit 2 Change of Break State
tbits:1 reserved Bit 3 Reserved
tbits:1 xon_off_event Bit 4 Xon/off event
tbits:1 ar_event Bit 5 Address recognition event
tbits:1 rx_watch_dog_time_out Bit 6 Receiver Watch-dog Time-out
tbits:1 io_port_change_state Bit 7 I/O Port change of state
{}
or isr (Offset 0x82) R   Interrupt Status Register
<byte 6453>
utiny value As byte
endunion isr (Offset 0x82) R   Interrupt Status Register
or d82 (Offset 0x82) R   Interrupt Status Register (Offset 0x82) W   Interrupt Mask Register
<byte 6453>
union imr (Offset 0x82) W   Interrupt Mask Register
<byte 6453>
{field (By field)}
<byte 6453>
tbits:1 txrdy_int_enable Bit 0 TxRDY interrupt enable
tbits:1 rxrdy_int_enable Bit 1 RxRDY interrupt enable
tbits:1 change_break_state_int_enable Bit 2 Change of Break State interrupt enable
tbits:1 reserved Bit 3 Reserved
tbits:1 xon_off_event_int_enable Bit 4 Xon/off event interrupt enable
tbits:1 ar_event_int_enable Bit 5 Address recognition event interrupt enable
tbits:1 rx_watch_dog_time_out_int_enable Bit 6 Receiver Watch-dog Time-out interrupt enable
tbits:1 io_port_change_state_int_enable Bit 7 I/O Port change of state interrupted enable
{}
or imr (Offset 0x82) W   Interrupt Mask Register
<byte 6453>
utiny value As byte
endunion imr (Offset 0x82) W   Interrupt Mask Register
or d82 (Offset 0x82) R   Interrupt Status Register (Offset 0x82) W   Interrupt Mask Register
<byte 6453>
utiny value As byte
endunion d82 (Offset 0x82) R   Interrupt Status Register (Offset 0x82) W   Interrupt Mask Register
<byte 6454>
union d81 (Offset 0x81) R   Channel Status Register (Offset 0x81) W   Command Register
<byte 6454>
union sr (Offset 0x81) R   Channel Status Register
<byte 6454>
{field (By field)}
<byte 6454>
tbits:1 rx_ready Bit 0 Receiver Ready
tbits:1 rx_fifo_full Bit 1 Receiver FIFO Full
tbits:1 tx_ready Bit 2 Transmitter Ready
tbits:1 tx_empty Bit 3 Transmitter Empty
tbits:1 overrun_error Bit 4 Overrun Error
tbits:1 parity_error Bit 5 Parity Error
tbits:1 framing_error Bit 6 Framing Error
tbits:1 received_break Bit 7 Received Break
{}
or sr (Offset 0x81) R   Channel Status Register
<byte 6454>
utiny value As byte
endunion sr (Offset 0x81) R   Channel Status Register
or d81 (Offset 0x81) R   Channel Status Register (Offset 0x81) W   Command Register
<byte 6454>
union cr (Offset 0x81) W   Command Register
<byte 6454>
{field (By field)}
<byte 6454>
tbits:1 rx_enable_disable Bit 0 Receiver Enable/Disable
tbits:1 tx_enable_disable Bit 1 Transmitter Enable/Disable
tbits:1 lock_txd_rxfifo_enables Bit 2 Hold present condition of Transmitter & Receiver enables/Change Transmitter & Receiver enable conditions
tbits:5 channel_command Bits 7:3 Channel Command
{}
or cr (Offset 0x81) W   Command Register
<byte 6454>
utiny value As byte
endunion cr (Offset 0x81) W   Command Register
or d81 (Offset 0x81) R   Channel Status Register (Offset 0x81) W   Command Register
<byte 6454>
utiny value As byte
endunion d81 (Offset 0x81) R   Channel Status Register (Offset 0x81) W   Command Register
<byte 6455>
union mr2 (Offset 0x80) R/W Mode Register 2
<byte 6455>
{field (By field)}
<byte 6455>
tbits:2 stop_length Bit 1:0 Stop Length
tbits:2 txint Bit 3:2 Receiver initiation of interrupt bidding condition
tbits:1 ctsn_enable_tx Bit 4 CTSN Enable Transmitter
tbits:1 tx_rts_control Bit 5 Transmitter RTS Control
tbits:2 channel_mode Bits 7:6 Channel Mode
{}
or mr2 (Offset 0x80) R/W Mode Register 2
<byte 6455>
utiny value As byte
endunion mr2 (Offset 0x80) R/W Mode Register 2
<byte 6456>
union d87 (Offset 0x87) R/W General Purpose Output Select Register (UARTA only) (Offset 0x87) R/W General Purpose Output Register (UARTB only)
<byte 6456>
union gposr (Offset 0x87) R/W General Purpose Output Select Register (UARTA only)
<byte 6456>
{field (By field)}
<byte 6456>
tbits:4 ggpo_0_selection Bits 3:0 Global General Purpose Output 0 Selection
tbits:4 ggpo_1_selection Bits 7:4 Global General Purpose Output 1 Selection
{}
or gposr (Offset 0x87) R/W General Purpose Output Select Register (UARTA only)
<byte 6456>
utiny value As byte
endunion gposr (Offset 0x87) R/W General Purpose Output Select Register (UARTA only)
or d87 (Offset 0x87) R/W General Purpose Output Select Register (UARTA only) (Offset 0x87) R/W General Purpose Output Register (UARTB only)
<byte 6456>
union gpor (Offset 0x87) R/W General Purpose Output Register (UARTB only)
<byte 6456>
{field (By field)}
<byte 6456>
tbits:1 gpor_0 Bit 0 GPOR(0)
tbits:1 gpor_1 Bit 1 GPOR(1)
tbits:1 gpor_2 Bit 2 GPOR(2)
tbits:1 gpor_3 Bit 3 GPOR(3)
tbits:4 reserved Bits 7:4 Reserved
{}
or gpor (Offset 0x87) R/W General Purpose Output Register (UARTB only)
<byte 6456>
utiny value As byte
endunion gpor (Offset 0x87) R/W General Purpose Output Register (UARTB only)
or d87 (Offset 0x87) R/W General Purpose Output Select Register (UARTA only) (Offset 0x87) R/W General Purpose Output Register (UARTB only)
<byte 6456>
utiny value As byte
endunion d87 (Offset 0x87) R/W General Purpose Output Select Register (UARTA only) (Offset 0x87) R/W General Purpose Output Register (UARTB only)
<byte 6457>
union xisr (Offset 0x86) R   Xon/Xoff Interrupt Status Register
<byte 6457>
{field (By field)}
<byte 6457>
tbits:2 txd_character_status Bits 1:0 TxD character status
tbits:2 txd_flow_status Bits 3:2 TxD flow status
tbits:2 auto_x_character_xmission_status Bits 5:4 Automatic Character transmission status
tbits:2 received_x_character_status Bits 7:6 Received X Character Status
{}
or xisr (Offset 0x86) R   Xon/Xoff Interrupt Status Register
<byte 6457>
utiny value As byte
endunion xisr (Offset 0x86) R   Xon/Xoff Interrupt Status Register
<byte 6458>
union iopior (Offset 0x85) R/W I/O Port Interrupt and Output
<byte 6458>
{field (By field)}
<byte 6458>
tbits:1 io0_output Bit 0 I/O0 output
tbits:1 io1_output Bit 1 I/O1 output
tbits:1 io2_output Bit 2 I/O2 output
tbits:1 io3_output Bit 3 I/O3 output
tbits:1 io0_enable Bit 4 I/O0 enable
tbits:1 io1_enable Bit 5 I/O1 enable
tbits:1 io2_enable Bit 6 I/O2 enable
tbits:1 io3_enable Bit 7 I/O3 enable
{}
or iopior (Offset 0x85) R/W I/O Port Interrupt and Output
<byte 6458>
utiny value As byte
endunion iopior (Offset 0x85) R/W I/O Port Interrupt and Output
<byte 6459>
union d84 (Offset 0x84) R   Input Port Register (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only) (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6459>
union ipr (Offset 0x84) R   Input Port Register
<byte 6459>
{field (By field)}
<byte 6459>
tbits:1 io0_state Bit 0 I/O0 state
tbits:1 io1_state Bit 1 I/O1 state
tbits:1 io2_state Bit 2 I/O2 state
tbits:1 io3_state Bit 3 I/O3 state
tbits:1 io0_change Bit 4 I/O0 change
tbits:1 io1_change Bit 5 I/O1 change
tbits:1 io2_change Bit 6 I/O2 change
tbits:1 io3_change Bit 7 I/O3 change
{}
or ipr (Offset 0x84) R   Input Port Register
<byte 6459>
utiny value As byte
endunion ipr (Offset 0x84) R   Input Port Register
or d84 (Offset 0x84) R   Input Port Register (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only) (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6459>
union brgtrua (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only)
<byte 6459>
{field (By field)}
<byte 6459>
tbits:8 msb_brg_timer_divisor Bits 7:0 8 MSB of the Baud Rate Generator Timer divisor
{}
or brgtrua (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only)
<byte 6459>
utiny value As byte
endunion brgtrua (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only)
or d84 (Offset 0x84) R   Input Port Register (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only) (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6459>
union brgtrla (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6459>
{field (By field)}
<byte 6459>
tbits:8 lsb_brg_timer_divisor Bits 7:0 8 LSB of the Baud Rate Generator Timer divisor
{}
or brgtrla (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6459>
utiny value As byte
endunion brgtrla (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
or d84 (Offset 0x84) R   Input Port Register (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only) (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6459>
utiny value As byte
endunion d84 (Offset 0x84) R   Input Port Register (Offset 0x84) W   Baud Rate Generator Timer Register Upper a (UARTA only) (Offset 0x84) W   Baud Rate Generator Timer Register Lower a (UARTB only)
<byte 6460>
union d8B (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only) (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
<byte 6460>
union gpoc (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only)
<byte 6460>
{field (By field)}
<byte 6460>
tbits:2 clock_selection_gpor_0 Bits 1:0 Clock Selection GPOR(0)
tbits:2 clock_selection_gpor_1 Bits 3:2 Clock Selection GPOR(1)
tbits:2 clock_selection_gpor_2 Bits 5:4 Clock Selection GPOR(2)
tbits:2 clock_selection_gpor_3 Bits 7:6 Clock Selection GPOR(3)
{}
or gpoc (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only)
<byte 6460>
utiny value As byte
endunion gpoc (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only)
or d8B (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only) (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
<byte 6460>
union gpod (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
<byte 6460>
{field (By field)}
<byte 6460>
tbits:2 data_selection_gpor_0 Bits 1:0 Data Selection GPOR(0)
tbits:2 data_selection_gpor_1 Bits 3:2 Data Selection GPOR(1)
tbits:2 data_selection_gpor_2 Bits 5:4 Data Selection GPOR(2)
tbits:2 data_selection_gpor_3 Bits 7:6 Data Selection GPOR(3)
{}
or gpod (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
<byte 6460>
utiny value As byte
endunion gpod (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
or d8B (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only) (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
<byte 6460>
utiny value As byte
endunion d8B (Offset 0x8B) R/W General Purpose Output Clock Register (UARTA only) (Offset 0x8B) R/W General Purpose Output Data Register (UARTB only)
<byte 6461>
{rsvd3 ((Offset 0x8A) NA  Reserved)}
<byte 6461>
utiny value 
{}
<byte 6462>
{rsvd2 ((Offset 0x89) NA  Reserved)}
<byte 6462>
utiny value 
{}
<byte 6463>
{rsvd1 ((Offset 0x88) NA  Reserved)}
<byte 6463>
utiny value 
{}
<byte 6464>
union d8F (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
<byte 6464>
union gccr (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only)
<byte 6464>
{field (By field)}
<byte 6464>
tbits:1 power_down_mode Bit 0 Power Down Mode
tbits:2 int_vector_control Bit 2:1 Interrupt Vector Control
tbits:3 reserved_5_3 Bit 5:3 Reserved
tbits:1 sync_bus_cycles Bit 6 Sync bus cycles
tbits:1 reserved_7 Bit 7 Reserved
{}
or gccr (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only)
<byte 6464>
utiny value As byte
endunion gccr (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only)
or d8F (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
<byte 6464>
union gitr (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
<byte 6464>
{field (By field)}
<byte 6464>
tbits:3 other_types Bit 2:0 Other types
tbits:2 reserved Bit 4:3 Reserved
tbits:1 tx_interrupt Bit 5 Transmitter Interrupt
tbits:2 rx_interrupt Bit 7:6 Receiver Interrupt
{}
or gitr (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
<byte 6464>
utiny value As byte
endunion gitr (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
or d8F (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
<byte 6464>
utiny value As byte
endunion d8F (Offset 0x8F) R/W Global Chip Configuration Register (UARTA only) (Offset 0x8F) R   Global Interrupt Type Register (UARTB only)
<byte 6465>
union d8E (Offset 0x8E) R   Global Receive FIFO Register (UARTA only) (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
<byte 6465>
union grxfifo (Offset 0x8E) R   Global Receive FIFO Register (UARTA only)
<byte 6465>
{field (By field)}
<byte 6465>
tbits:8 data_bits Bits [7:0] 8 data bits MSBs =0 for 7,6,5 bit data
{}
or grxfifo (Offset 0x8E) R   Global Receive FIFO Register (UARTA only)
<byte 6465>
utiny value As byte
endunion grxfifo (Offset 0x8E) R   Global Receive FIFO Register (UARTA only)
or d8E (Offset 0x8E) R   Global Receive FIFO Register (UARTA only) (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
<byte 6465>
union gtxfifo (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
<byte 6465>
{field (By field)}
<byte 6465>
tbits:8 data_bits Bits [7:0] 8 data bits MSBs =0 for 7,6,5 bit data
{}
or gtxfifo (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
<byte 6465>
utiny value As byte
endunion gtxfifo (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
or d8E (Offset 0x8E) R   Global Receive FIFO Register (UARTA only) (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
<byte 6465>
utiny value As byte
endunion d8E (Offset 0x8E) R   Global Receive FIFO Register (UARTA only) (Offset 0x8E) W   Global Transmit FIFO Register (UARTA only)
<byte 6466>
union d8D (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only) (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only) (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6466>
union gibcr (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only)
<byte 6466>
{field (By field)}
<byte 6466>
tbits:4 channel_byte_count_code Bits 3:0 Channel byte count code
tbits:4 reserved Bits 7:4 Reserved
{}
or gibcr (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only)
<byte 6466>
utiny value As byte
endunion gibcr (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only)
or d8D (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only) (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only) (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6466>
union brgtrub (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only)
<byte 6466>
{field (By field)}
<byte 6466>
tbits:8 msb_brg_timer_divisor Bits 7:0 8 MSB of the Baud Rate Generator Timer divisor
{}
or brgtrub (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only)
<byte 6466>
utiny value As byte
endunion brgtrub (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only)
or d8D (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only) (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only) (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6466>
union brgtrlb (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6466>
{field (By field)}
<byte 6466>
tbits:8 lsb_brg_timer_divisor Bits 7:0 8 LSB of the Baud Rate Generator Timer divisor
{}
or brgtrlb (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6466>
utiny value As byte
endunion brgtrlb (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
or d8D (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only) (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only) (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6466>
utiny value As byte
endunion d8D (Offset 0x8D) R   Global Interrupt Byte Count (UARTB only) (Offset 0x8D) W   Baud Rate Generator Timer Register Upper b (UARTA only) (Offset 0x8D) W   Baud Rate Generator Timer Register Lower b (UARTB only)
<byte 6467>
union d8C (Offset 0x8C) R   Current Interrupt Register (UARTA only) (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only) (Offset 0x8C) W   Update Current Interrupt Register (UARTA only) (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6467>
union cir (Offset 0x8C) R   Current Interrupt Register (UARTA only)
<byte 6467>
{field (By field)}
<byte 6467>
tbits:3 channel_number Bits 2:0 Channel number
tbits:3 current_byte_count_type Bits 5:3 Current byte count/type
tbits:2 type Bits 7:6 Type
{}
or cir (Offset 0x8C) R   Current Interrupt Register (UARTA only)
<byte 6467>
utiny value As byte
endunion cir (Offset 0x8C) R   Current Interrupt Register (UARTA only)
or d8C (Offset 0x8C) R   Current Interrupt Register (UARTA only) (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only) (Offset 0x8C) W   Update Current Interrupt Register (UARTA only) (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6467>
union gicr (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only)
<byte 6467>
{field (By field)}
<byte 6467>
tbits:3 channel_code Bits 2:0 Channel code
tbits:5 reserved Bits 7:3 Reserved
{}
or gicr (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only)
<byte 6467>
utiny value As byte
endunion gicr (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only)
or d8C (Offset 0x8C) R   Current Interrupt Register (UARTA only) (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only) (Offset 0x8C) W   Update Current Interrupt Register (UARTA only) (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6467>
{ucir ((Offset 0x8C) W   Update Current Interrupt Register (UARTA only))}
<byte 6467>
utiny value 
{}
or d8C (Offset 0x8C) R   Current Interrupt Register (UARTA only) (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only) (Offset 0x8C) W   Update Current Interrupt Register (UARTA only) (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6467>
union brgtcr (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6467>
{field (By field)}
<byte 6467>
tbits:3 brgtcr_a_clock_selection Bit 2:0 BRGTCR a, Clock selection
tbits:1 brgtcr_a_register_control Bit 3 BRGTCR a, Register control
tbits:3 brgtcr_b_clock_selection Bit 6:4 BRGTCR b, Clock selection
tbits:1 brgtcr_b_register_control Bit 7 BRGTCR b, Register control
{}
or brgtcr (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6467>
utiny value As byte
endunion brgtcr (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
or d8C (Offset 0x8C) R   Current Interrupt Register (UARTA only) (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only) (Offset 0x8C) W   Update Current Interrupt Register (UARTA only) (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
<byte 6467>
utiny value As byte
endunion d8C (Offset 0x8C) R   Current Interrupt Register (UARTA only) (Offset 0x8C) R   Global Interrupt Channel Register (UARTB only) (Offset 0x8C) W   Update Current Interrupt Register (UARTA only) (Offset 0x8C) W   Baud Rate Generator Timer Control Register (UARTB only)
{}
<byte 6468>
{tachyon (Tachyon DX2+ register save area)}
<byte 6468>
union portcorr[0] Port Correlation
<byte 6468>
ulong portcorra Port Correlation As Longword
or portcorr[0] Port Correlation
<byte 6468>
{portcorr (Port Correlation By Field)}
<byte 6468>
utiny real_port Real hardware port number
<byte 6469>
utiny port_type Port type
<byte 6470>
ushort reserved Reserved
{}
endunion portcorr[0] Port Correlation
<byte 6472>
union portcorr[1] Port Correlation
<byte 6472>
ulong portcorra Port Correlation As Longword
or portcorr[1] Port Correlation
<byte 6472>
{portcorr (Port Correlation By Field)}
<byte 6472>
utiny real_port Real hardware port number
<byte 6473>
utiny port_type Port type
<byte 6474>
ushort reserved Reserved
{}
endunion portcorr[1] Port Correlation
<byte 6476>
union portcorr[2] Port Correlation
<byte 6476>
ulong portcorra Port Correlation As Longword
or portcorr[2] Port Correlation
<byte 6476>
{portcorr (Port Correlation By Field)}
<byte 6476>
utiny real_port Real hardware port number
<byte 6477>
utiny port_type Port type
<byte 6478>
ushort reserved Reserved
{}
endunion portcorr[2] Port Correlation
<byte 6480>
union portcorr[3] Port Correlation
<byte 6480>
ulong portcorra Port Correlation As Longword
or portcorr[3] Port Correlation
<byte 6480>
{portcorr (Port Correlation By Field)}
<byte 6480>
utiny real_port Real hardware port number
<byte 6481>
utiny port_type Port type
<byte 6482>
ushort reserved Reserved
{}
endunion portcorr[3] Port Correlation
<byte 6484>
union portcorr[4] Port Correlation
<byte 6484>
ulong portcorra Port Correlation As Longword
or portcorr[4] Port Correlation
<byte 6484>
{portcorr (Port Correlation By Field)}
<byte 6484>
utiny real_port Real hardware port number
<byte 6485>
utiny port_type Port type
<byte 6486>
ushort reserved Reserved
{}
endunion portcorr[4] Port Correlation
<byte 6488>
union portcorr[5] Port Correlation
<byte 6488>
ulong portcorra Port Correlation As Longword
or portcorr[5] Port Correlation
<byte 6488>
{portcorr (Port Correlation By Field)}
<byte 6488>
utiny real_port Real hardware port number
<byte 6489>
utiny port_type Port type
<byte 6490>
ushort reserved Reserved
{}
endunion portcorr[5] Port Correlation
<byte 6492>
union portcorr[6] Port Correlation
<byte 6492>
ulong portcorra Port Correlation As Longword
or portcorr[6] Port Correlation
<byte 6492>
{portcorr (Port Correlation By Field)}
<byte 6492>
utiny real_port Real hardware port number
<byte 6493>
utiny port_type Port type
<byte 6494>
ushort reserved Reserved
{}
endunion portcorr[6] Port Correlation
<byte 6496>
union portcorr[7] Port Correlation
<byte 6496>
ulong portcorra Port Correlation As Longword
or portcorr[7] Port Correlation
<byte 6496>
{portcorr (Port Correlation By Field)}
<byte 6496>
utiny real_port Real hardware port number
<byte 6497>
utiny port_type Port type
<byte 6498>
ushort reserved Reserved
{}
endunion portcorr[7] Port Correlation
<byte 6500>
union portcorr[8] Port Correlation
<byte 6500>
ulong portcorra Port Correlation As Longword
or portcorr[8] Port Correlation
<byte 6500>
{portcorr (Port Correlation By Field)}
<byte 6500>
utiny real_port Real hardware port number
<byte 6501>
utiny port_type Port type
<byte 6502>
ushort reserved Reserved
{}
endunion portcorr[8] Port Correlation
<byte 6504>
union portcorr[9] Port Correlation
<byte 6504>
ulong portcorra Port Correlation As Longword
or portcorr[9] Port Correlation
<byte 6504>
{portcorr (Port Correlation By Field)}
<byte 6504>
utiny real_port Real hardware port number
<byte 6505>
utiny port_type Port type
<byte 6506>
ushort reserved Reserved
{}
endunion portcorr[9] Port Correlation
<byte 6508>
union csr[0] Tachyon DX2+ CSR Registers
<byte 6508>
ulong[128] csra Tachyon DX2+ CSR Registers As Longwords
or csr[0] Tachyon DX2+ CSR Registers
<byte 6508>
{csr (Tachyon DX2+ CSR Registers By Field)}
<byte 6508>
union erq_base (Offset 000) ERQ Base (write only)
<byte 6508>
{field (By field)}
<byte 6508>
lbits:32 address ERQ Base Address
{}
or erq_base (Offset 000) ERQ Base (write only)
<byte 6508>
ulong value As longword
endunion erq_base (Offset 000) ERQ Base (write only)
<byte 6512>
union erq_len (Offset 004) ERQ Length (write only)
<byte 6512>
{field (By field)}
<byte 6512>
lbits:12 length ERQ Length
lbits:20 reserved Reserved
{}
or erq_len (Offset 004) ERQ Length (write only)
<byte 6512>
ulong value As longword
endunion erq_len (Offset 004) ERQ Length (write only)
<byte 6516>
union erq_prod (Offset 008) ERQ Producer Index
<byte 6516>
{field (By field)}
<byte 6516>
lbits:12 index ERQ Producer Index
lbits:20 reserved Reserved
{}
or erq_prod (Offset 008) ERQ Producer Index
<byte 6516>
ulong value As longword
endunion erq_prod (Offset 008) ERQ Producer Index
<byte 6520>
union erq_cons_adr (Offset 00C) ERQ Consumer Index Address (write only)
<byte 6520>
{field (By field)}
<byte 6520>
lbits:32 address ERQ Consumer Index Address
{}
or erq_cons_adr (Offset 00C) ERQ Consumer Index Address (write only)
<byte 6520>
ulong value As longword
endunion erq_cons_adr (Offset 00C) ERQ Consumer Index Address (write only)
<byte 6524>
union erq_cons (Offset 010) ERQ Consumer Index
<byte 6524>
{field (By field)}
<byte 6524>
lbits:12 index ERQ Consumer Index
lbits:20 reserved Reserved
{}
or erq_cons (Offset 010) ERQ Consumer Index
<byte 6524>
ulong value As longword
endunion erq_cons (Offset 010) ERQ Consumer Index
<byte 6528>
{rsvd1[0] ((Offset 014-04F) Reserved)}
<byte 6528>
ulong value 
{}
<byte 6532>
{rsvd1[1] ((Offset 014-04F) Reserved)}
<byte 6532>
ulong value 
{}
<byte 6536>
{rsvd1[2] ((Offset 014-04F) Reserved)}
<byte 6536>
ulong value 
{}
<byte 6540>
{rsvd1[3] ((Offset 014-04F) Reserved)}
<byte 6540>
ulong value 
{}
<byte 6544>
{rsvd1[4] ((Offset 014-04F) Reserved)}
<byte 6544>
ulong value 
{}
<byte 6548>
{rsvd1[5] ((Offset 014-04F) Reserved)}
<byte 6548>
ulong value 
{}
<byte 6552>
{rsvd1[6] ((Offset 014-04F) Reserved)}
<byte 6552>
ulong value 
{}
<byte 6556>
{rsvd1[7] ((Offset 014-04F) Reserved)}
<byte 6556>
ulong value 
{}
<byte 6560>
{rsvd1[8] ((Offset 014-04F) Reserved)}
<byte 6560>
ulong value 
{}
<byte 6564>
{rsvd1[9] ((Offset 014-04F) Reserved)}
<byte 6564>
ulong value 
{}
<byte 6568>
{rsvd1[10] ((Offset 014-04F) Reserved)}
<byte 6568>
ulong value 
{}
<byte 6572>
{rsvd1[11] ((Offset 014-04F) Reserved)}
<byte 6572>
ulong value 
{}
<byte 6576>
{rsvd1[12] ((Offset 014-04F) Reserved)}
<byte 6576>
ulong value 
{}
<byte 6580>
{rsvd1[13] ((Offset 014-04F) Reserved)}
<byte 6580>
ulong value 
{}
<byte 6584>
{rsvd1[14] ((Offset 014-04F) Reserved)}
<byte 6584>
ulong value 
{}
<byte 6588>
union sfq_base (Offset 050) SFQ Base (write only)
<byte 6588>
{field (By field)}
<byte 6588>
lbits:32 address SFQ Base Address
{}
or sfq_base (Offset 050) SFQ Base (write only)
<byte 6588>
ulong value As longword
endunion sfq_base (Offset 050) SFQ Base (write only)
<byte 6592>
union sfq_len (Offset 054) SFQ Length (write only)
<byte 6592>
{field (By field)}
<byte 6592>
lbits:12 length SFQ Length
lbits:20 reserved Reserved
{}
or sfq_len (Offset 054) SFQ Length (write only)
<byte 6592>
ulong value As longword
endunion sfq_len (Offset 054) SFQ Length (write only)
<byte 6596>
union sfq_cons (Offset 058) SFQ Consumer Index
<byte 6596>
{field (By field)}
<byte 6596>
lbits:12 index SFQ Consumer Index
lbits:20 reserved Reserved
{}
or sfq_cons (Offset 058) SFQ Consumer Index
<byte 6596>
ulong value As longword
endunion sfq_cons (Offset 058) SFQ Consumer Index
<byte 6600>
{rsvd2[0] ((Offset 05C-07B) Reserved)}
<byte 6600>
ulong value 
{}
<byte 6604>
{rsvd2[1] ((Offset 05C-07B) Reserved)}
<byte 6604>
ulong value 
{}
<byte 6608>
{rsvd2[2] ((Offset 05C-07B) Reserved)}
<byte 6608>
ulong value 
{}
<byte 6612>
{rsvd2[3] ((Offset 05C-07B) Reserved)}
<byte 6612>
ulong value 
{}
<byte 6616>
{rsvd2[4] ((Offset 05C-07B) Reserved)}
<byte 6616>
ulong value 
{}
<byte 6620>
{rsvd2[5] ((Offset 05C-07B) Reserved)}
<byte 6620>
ulong value 
{}
<byte 6624>
{rsvd2[6] ((Offset 05C-07B) Reserved)}
<byte 6624>
ulong value 
{}
<byte 6628>
{rsvd2[7] ((Offset 05C-07B) Reserved)}
<byte 6628>
ulong value 
{}
<byte 6632>
union int_delay_timer (Offset 07C) Interrupt Delay Timer (write only)
<byte 6632>
{field (By field)}
<byte 6632>
lbits:4 timer Interrupt Timer Value
lbits:3 reserved Reserved
lbits:1 ihf Interrupt when IMQ Half Full
lbits:24 reserved1 Reserved
{}
or int_delay_timer (Offset 07C) Interrupt Delay Timer (write only)
<byte 6632>
ulong value As longword
endunion int_delay_timer (Offset 07C) Interrupt Delay Timer (write only)
<byte 6636>
union imq_base (Offset 080) IMQ Base (write only)
<byte 6636>
{field (By field)}
<byte 6636>
lbits:32 address IMQ Base Address
{}
or imq_base (Offset 080) IMQ Base (write only)
<byte 6636>
ulong value As longword
endunion imq_base (Offset 080) IMQ Base (write only)
<byte 6640>
union imq_len (Offset 084) IMQ Length (write only)
<byte 6640>
{field (By field)}
<byte 6640>
lbits:12 length IMQ Length
lbits:20 reserved Reserved
{}
or imq_len (Offset 084) IMQ Length (write only)
<byte 6640>
ulong value As longword
endunion imq_len (Offset 084) IMQ Length (write only)
<byte 6644>
union imq_cons (Offset 088) IMQ Consumer Index
<byte 6644>
{field (By field)}
<byte 6644>
lbits:12 index IMQ Consumer Index
lbits:20 reserved Reserved
{}
or imq_cons (Offset 088) IMQ Consumer Index
<byte 6644>
ulong value As longword
endunion imq_cons (Offset 088) IMQ Consumer Index
<byte 6648>
union imq_prod_adr (Offset 08C) IMQ Producer Index Address (write only)
<byte 6648>
{field (By field)}
<byte 6648>
lbits:32 address IMQ Producer Index Address
{}
or imq_prod_adr (Offset 08C) IMQ Producer Index Address (write only)
<byte 6648>
ulong value As longword
endunion imq_prod_adr (Offset 08C) IMQ Producer Index Address (write only)
<byte 6652>
{rsvd3[0] ((Offset 090-0FC) Reserved)}
<byte 6652>
ulong value 
{}
<byte 6656>
{rsvd3[1] ((Offset 090-0FC) Reserved)}
<byte 6656>
ulong value 
{}
<byte 6660>
{rsvd3[2] ((Offset 090-0FC) Reserved)}
<byte 6660>
ulong value 
{}
<byte 6664>
{rsvd3[3] ((Offset 090-0FC) Reserved)}
<byte 6664>
ulong value 
{}
<byte 6668>
{rsvd3[4] ((Offset 090-0FC) Reserved)}
<byte 6668>
ulong value 
{}
<byte 6672>
{rsvd3[5] ((Offset 090-0FC) Reserved)}
<byte 6672>
ulong value 
{}
<byte 6676>
{rsvd3[6] ((Offset 090-0FC) Reserved)}
<byte 6676>
ulong value 
{}
<byte 6680>
{rsvd3[7] ((Offset 090-0FC) Reserved)}
<byte 6680>
ulong value 
{}
<byte 6684>
{rsvd3[8] ((Offset 090-0FC) Reserved)}
<byte 6684>
ulong value 
{}
<byte 6688>
{rsvd3[9] ((Offset 090-0FC) Reserved)}
<byte 6688>
ulong value 
{}
<byte 6692>
{rsvd3[10] ((Offset 090-0FC) Reserved)}
<byte 6692>
ulong value 
{}
<byte 6696>
{rsvd3[11] ((Offset 090-0FC) Reserved)}
<byte 6696>
ulong value 
{}
<byte 6700>
{rsvd3[12] ((Offset 090-0FC) Reserved)}
<byte 6700>
ulong value 
{}
<byte 6704>
{rsvd3[13] ((Offset 090-0FC) Reserved)}
<byte 6704>
ulong value 
{}
<byte 6708>
{rsvd3[14] ((Offset 090-0FC) Reserved)}
<byte 6708>
ulong value 
{}
<byte 6712>
{rsvd3[15] ((Offset 090-0FC) Reserved)}
<byte 6712>
ulong value 
{}
<byte 6716>
{rsvd3[16] ((Offset 090-0FC) Reserved)}
<byte 6716>
ulong value 
{}
<byte 6720>
{rsvd3[17] ((Offset 090-0FC) Reserved)}
<byte 6720>
ulong value 
{}
<byte 6724>
{rsvd3[18] ((Offset 090-0FC) Reserved)}
<byte 6724>
ulong value 
{}
<byte 6728>
{rsvd3[19] ((Offset 090-0FC) Reserved)}
<byte 6728>
ulong value 
{}
<byte 6732>
{rsvd3[20] ((Offset 090-0FC) Reserved)}
<byte 6732>
ulong value 
{}
<byte 6736>
{rsvd3[21] ((Offset 090-0FC) Reserved)}
<byte 6736>
ulong value 
{}
<byte 6740>
{rsvd3[22] ((Offset 090-0FC) Reserved)}
<byte 6740>
ulong value 
{}
<byte 6744>
{rsvd3[23] ((Offset 090-0FC) Reserved)}
<byte 6744>
ulong value 
{}
<byte 6748>
{rsvd3[24] ((Offset 090-0FC) Reserved)}
<byte 6748>
ulong value 
{}
<byte 6752>
{rsvd3[25] ((Offset 090-0FC) Reserved)}
<byte 6752>
ulong value 
{}
<byte 6756>
{rsvd3[26] ((Offset 090-0FC) Reserved)}
<byte 6756>
ulong value 
{}
<byte 6760>
{rsvd3[27] ((Offset 090-0FC) Reserved)}
<byte 6760>
ulong value 
{}
<byte 6764>
union fm_config3 (Offset 100) Frame Manager Configuration 3
<byte 6764>
{field (By field)}
<byte 6764>
lbits:6 bec Termination Receive
lbits:3 reserved4 Reserved
lbits:1 xrb Wrapback
lbits:2 reserved Reserved
lbits:3 xem Output pre-emphasis
lbits:4 reserved1 Reserved
lbits:1 mustbe1 Must be 1
lbits:1 stb Start BERT
lbits:1 enb Enable BERT
lbits:2 sdm Signal differential mode
lbits:2 rxs Receiver Speed
lbits:2 txs Transmitter Speed
lbits:1 reserved3 Reserved
lbits:1 xlr Force iTR to lock reference clock
lbits:1 reserved0 Reserved
lbits:1 xcv Type of Transceiver
{}
or fm_config3 (Offset 100) Frame Manager Configuration 3
<byte 6764>
ulong value As longword
endunion fm_config3 (Offset 100) Frame Manager Configuration 3
<byte 6768>
union fm_statuss (Offset 104) Frame Manager Status Shadow (read only)
<byte 6768>
{field (By field)}
<byte 6768>
lbits:4 psm Port State Machine
lbits:4 lsm Loop State Machine
lbits:1 ldn Link Down
lbits:1 lup Link Up
lbits:1 es Elastic Store Error
lbits:1 ce Credit Error
lbits:1 lf Link Failure
lbits:1 lg Login Required
lbits:1 ptx Primitive Transmitted
lbits:1 prx Primitive Received
lbits:1 ba Bad AL_PA
lbits:1 lpf LIPf
lbits:1 sto State Time-out
lbits:1 ols OLS/NOS Received
lbits:1 lpb Loop Port Bypass (LPB) Primitive Sequence Received
lbits:1 lpe Loop Port Enable (LPE) Primitive Sequence Received
lbits:1 drs Directed LIP Sequence Received
lbits:1 reserved Reserved
lbits:1 ls Loss of Signal
lbits:1 os Out of Synchronization
lbits:1 flt Link Fault
lbits:1 reserved1 Reserved
lbits:1 byp Node Bypassed
lbits:1 np Non-Participating
lbits:1 tp Transmit Parity Error
lbits:1 lp Loop
{}
or fm_statuss (Offset 104) Frame Manager Status Shadow (read only)
<byte 6768>
ulong value As longword
endunion fm_statuss (Offset 104) Frame Manager Status Shadow (read only)
<byte 6772>
{rsvd3a[0] ((Offset 108-10f) Reserved)}
<byte 6772>
ulong value 
{}
<byte 6776>
{rsvd3a[1] ((Offset 108-10f) Reserved)}
<byte 6776>
ulong value 
{}
<byte 6780>
union sfp_cmd_status (Offset 110) SFP command and status
<byte 6780>
{field (No description available)}
<byte 6780>
lbits:1 gna Generate NACK
lbits:1 rts Reset Slave
lbits:1 wrc Write command
lbits:1 rdc Read command
lbits:1 gst Generate Stop
lbits:1 sta Generate Start
lbits:2 reserved1 Reserved
lbits:1 rna Received NACK
lbits:1 sby SFP Busy
lbits:1 tip Transfer in progress
lbits:9 reserved Reserved
lbits:12 lp Clock Divisor
{}
or sfp_cmd_status (Offset 110) SFP command and status
<byte 6780>
ulong value 
endunion sfp_cmd_status (Offset 110) SFP command and status
<byte 6784>
union sfp_data (Offset 114) SFP data
<byte 6784>
{field (By field)}
<byte 6784>
lbits:8 sfpd SFPD Transmit
lbits:24 reserved Reserved
{}
or sfp_data (Offset 114) SFP data
<byte 6784>
ulong value As longword
endunion sfp_data (Offset 114) SFP data
<byte 6788>
union fm_config4 (Offset 118) Frame Manager Configuration 4
<byte 6788>
{field (By field)}
<byte 6788>
lbits:1 tbe Transmit Link BIST error
lbits:1 tlr Transmit Link BIST reset
lbits:1 tle Transmit Link BIST enable
lbits:1 rbe Receive Link BIST error
lbits:1 rll Receive Link BIST loop-back
lbits:1 rlr Receive Link BIST reset
lbits:1 rle Receive Link BIST enable
lbits:7 reserved3 Reserved
lbits:1 ipl ITR PPL Lock
lbits:1 reserved2 Reserved
lbits:1 dtf Disable transceiver LOS filter
lbits:1 dtl Disable transceiver LOS
lbits:1 dsr Disable iTR RXLOS
lbits:1 ttd Transceiver Tx Disable
lbits:2 reserved1 Reserved
lbits:1 rfl Receive ast Lock Disable
lbits:9 reserved Reserved
{}
or fm_config4 (Offset 118) Frame Manager Configuration 4
<byte 6788>
ulong value As longword
endunion fm_config4 (Offset 118) Frame Manager Configuration 4
<byte 6792>
union fm_config5 (Offset 11C) Frame Manager Configuration 5
<byte 6792>
{field (By field)}
<byte 6792>
lbits:32 reserved Reserved
{}
or fm_config5 (Offset 11C) Frame Manager Configuration 5
<byte 6792>
ulong value As longword
endunion fm_config5 (Offset 11C) Frame Manager Configuration 5
<byte 6796>
{rsvd3b[0] ((Offset 120-13F) Reserved)}
<byte 6796>
ulong value 
{}
<byte 6800>
{rsvd3b[1] ((Offset 120-13F) Reserved)}
<byte 6800>
ulong value 
{}
<byte 6804>
{rsvd3b[2] ((Offset 120-13F) Reserved)}
<byte 6804>
ulong value 
{}
<byte 6808>
{rsvd3b[3] ((Offset 120-13F) Reserved)}
<byte 6808>
ulong value 
{}
<byte 6812>
{rsvd3b[4] ((Offset 120-13F) Reserved)}
<byte 6812>
ulong value 
{}
<byte 6816>
{rsvd3b[5] ((Offset 120-13F) Reserved)}
<byte 6816>
ulong value 
{}
<byte 6820>
{rsvd3b[6] ((Offset 120-13F) Reserved)}
<byte 6820>
ulong value 
{}
<byte 6824>
{rsvd3b[7] ((Offset 120-13F) Reserved)}
<byte 6824>
ulong value 
{}
<byte 6828>
union sest_base (Offset 140) SEST Base (write only)
<byte 6828>
{field (By field)}
<byte 6828>
lbits:32 address SEST Base Address
{}
or sest_base (Offset 140) SEST Base (write only)
<byte 6828>
ulong value As longword
endunion sest_base (Offset 140) SEST Base (write only)
<byte 6832>
union sest_len (Offset 144) SEST Length (write only)
<byte 6832>
{field (By field)}
<byte 6832>
lbits:16 length SEST Length
lbits:16 reserved Reserved
{}
or sest_len (Offset 144) SEST Length (write only)
<byte 6832>
ulong value As longword
endunion sest_len (Offset 144) SEST Length (write only)
<byte 6836>
{rsvd4 ((Offset 148) Reserved)}
<byte 6836>
ulong value 
{}
<byte 6840>
union scsi_link_lst (Offset 14C) SCSI Linked List Head and Tail
<byte 6840>
{field (By field)}
<byte 6840>
lbits:16 tail Tail
lbits:16 head Head
{}
or scsi_link_lst (Offset 14C) SCSI Linked List Head and Tail
<byte 6840>
ulong value As longword
endunion scsi_link_lst (Offset 14C) SCSI Linked List Head and Tail
<byte 6844>
union prog_addr (Offset 150) Programmable Address register
<byte 6844>
{field (By field)}
<byte 6844>
lbits:20 ra ROM/RAM address
lbits:11 reserved Reserved
lbits:1 inc Increment
{}
or prog_addr (Offset 150) Programmable Address register
<byte 6844>
ulong value As longword
endunion prog_addr (Offset 150) Programmable Address register
<byte 6848>
union prog_data (Offset 154) programmable data register
<byte 6848>
{field (By field)}
<byte 6848>
lbits:32 pdr Programmable data
{}
or prog_data (Offset 154) programmable data register
<byte 6848>
ulong value As longword
endunion prog_data (Offset 154) programmable data register
<byte 6852>
{rsvd5[0] ((Offset 158-15F) Reserved)}
<byte 6852>
ulong value 
{}
<byte 6856>
{rsvd5[1] ((Offset 158-15F) Reserved)}
<byte 6856>
ulong value 
{}
<byte 6860>
union int_mess_adr (Offset 160) Interrupt Message Address (write only)
<byte 6860>
{field (By field)}
<byte 6860>
lbits:32 address Interrupt Message Address
{}
or int_mess_adr (Offset 160) Interrupt Message Address (write only)
<byte 6860>
ulong value As longword
endunion int_mess_adr (Offset 160) Interrupt Message Address (write only)
<byte 6864>
union int_mess_value (Offset 164) Interrupt Message Value (write only)
<byte 6864>
{field (By field)}
<byte 6864>
lbits:32 value Interrupt Message Value
{}
or int_mess_value (Offset 164) Interrupt Message Value (write only)
<byte 6864>
ulong value As longword
endunion int_mess_value (Offset 164) Interrupt Message Value (write only)
<byte 6868>
union sgl_page_len (Offset 168) Scatter/Gather List Page Length (write only)
<byte 6868>
{field (By field)}
<byte 6868>
lbits:8 length SGL Page Length
lbits:24 reserved Reserved
{}
or sgl_page_len (Offset 168) Scatter/Gather List Page Length (write only)
<byte 6868>
ulong value As longword
endunion sgl_page_len (Offset 168) Scatter/Gather List Page Length (write only)
<byte 6872>
union my_id (Offset 16C) My ID
<byte 6872>
{field (By field)}
<byte 6872>
lbits:24 id My ID
lbits:8 reserved Reserved
{}
or my_id (Offset 16C) My ID
<byte 6872>
ulong value As longword
endunion my_id (Offset 16C) My ID
<byte 6876>
union gpio (Offset 170) General Purpose I/O
<byte 6876>
{field (By field)}
<byte 6876>
lbits:1 gc0 General Purpose Control 0
lbits:1 gc1 General Purpose Control 1
lbits:1 gc2 General Purpose Control 2
lbits:1 gc3 General Purpose Control 3
lbits:1 gc4 General Purpose Control 4
lbits:1 gc5 General Purpose Control 5
lbits:1 gc6 General Purpose Control 6
lbits:1 gc7 General Purpose Control 7
lbits:8 reserved Reserved
lbits:1 gp0 General Purpose I/O 0
lbits:1 gp1 General Purpose I/O 1
lbits:1 gp2 General Purpose I/O 2
lbits:1 gp3 General Purpose I/O 3
lbits:1 gp4 General Purpose I/O 4
lbits:1 gp5 General Purpose I/O 5
lbits:1 gp6 General Purpose I/O 6
lbits:1 gp7 General Purpose I/O 7
lbits:8 reserved1 Reserved
{}
or gpio (Offset 170) General Purpose I/O
<byte 6876>
ulong value As longword
endunion gpio (Offset 170) General Purpose I/O
<byte 6880>
{rsvd6a ((Offset 174-177) Reserved)}
<byte 6880>
ulong value 
{}
<byte 6884>
union edc_config (Offset 178) EDC Configuration Register
<byte 6884>
{field (By field)}
<byte 6884>
lbits:16 io_seed Starting Seed
lbits:16 reserved Reserved
{}
or edc_config (Offset 178) EDC Configuration Register
<byte 6884>
ulong value As longword
endunion edc_config (Offset 178) EDC Configuration Register
<byte 6888>
union dx4_config3 (Offset 17C) DX4 Configuration Register 3
<byte 6888>
{field (By field)}
<byte 6888>
lbits:9 pfs2 Programmable Frame size field 2
lbits:9 pfs3 Programmable Frame size field 3
lbits:9 pfs4 Programmable Frame size field 4
lbits:5 reserved Reserved
{}
or dx4_config3 (Offset 17C) DX4 Configuration Register 3
<byte 6888>
ulong value As longword
endunion dx4_config3 (Offset 17C) DX4 Configuration Register 3
<byte 6892>
union tach_config2 (Offset 180) Tachyon DX2+ Configuration 2
<byte 6892>
{field (By field)}
<byte 6892>
lbits:9 pfs Programmable Frame Size
lbits:15 reserved Reserved
lbits:8 esi_range Exchange_ID Signaled Interrupt Range
{}
or tach_config2 (Offset 180) Tachyon DX2+ Configuration 2
<byte 6892>
ulong value As longword
endunion tach_config2 (Offset 180) Tachyon DX2+ Configuration 2
<byte 6896>
union tach_config (Offset 184) Tachyon DX2+ Configuration 1
<byte 6896>
{field (By field)}
<byte 6896>
lbits:1 fad FCP Assist Disable
lbits:1 ino In Order
lbits:1 dof Discard OOO FCP Frames
lbits:1 fua FCP Unassisted ACK Enable
lbits:1 ime Interrupt Message Enable
lbits:1 fab Fabric
lbits:1 sic S_ID Copy Enable
lbits:1 eqs Equal Service
lbits:2 reserved Reserved
lbits:1 aks Automatic ACK
lbits:1 ddf Disable Delayed Freeze
lbits:1 ebe Enable Big Endian Mode
lbits:11 reserved1 Reserved
lbits:1 fc2 FCP Class 2 Reassembly Enable
lbits:1 reserved2 Reserved
lbits:1 sdf Save Discarded Frames
lbits:1 rde Response Detect Enable
lbits:1 dam Default ACK Model
lbits:2 reserved3 Reserved
lbits:1 m66 66 MHz Enabled
{}
or tach_config (Offset 184) Tachyon DX2+ Configuration 1
<byte 6896>
ulong value As longword
endunion tach_config (Offset 184) Tachyon DX2+ Configuration 1
<byte 6900>
union tach_control (Offset 188) Tachyon DX2+ Control
<byte 6900>
{field (By field)}
<byte 6900>
lbits:1 gc0 General Purpose Control 0
lbits:1 gc1 General Purpose Control 1
lbits:1 gc2 General Purpose Control 2
lbits:1 gc3 General Purpose Control 3
lbits:1 gc4 General Purpose Control 4
lbits:3 reserved Reserved
lbits:1 feq Freeze ERQ
lbits:1 ffa Freeze FCP Assists
lbits:2 reserved1 Reserved
lbits:1 fis Freeze Inbound FCP Assists When Frame Placed in SFQ
lbits:1 fib Freeze Inbound FCP Assists
lbits:2 reserved2 Reserved
lbits:1 req Resume ERQ
lbits:1 rif Resume Inbound FCP Assists
lbits:1 rof Resume Outbound FCP Assists
lbits:12 reserved3 Reserved
lbits:1 crs Core Reset
{}
or tach_control (Offset 188) Tachyon DX2+ Control
<byte 6900>
ulong value As longword
endunion tach_control (Offset 188) Tachyon DX2+ Control
<byte 6904>
union tach_status (Offset 18C) Tachyon DX2+ Status
<byte 6904>
{field (By field)}
<byte 6904>
lbits:1 gp0 General Purpose I/O 0
lbits:1 gp1 General Purpose I/O 1
lbits:1 gp2 General Purpose I/O 2
lbits:1 gp3 General Purpose I/O 3
lbits:1 gp4 General Purpose Input 4
lbits:5 reserved Reserved
lbits:1 ipe Inbound Parity Error
lbits:1 ope Outbound Parity Error
lbits:4 reserved1 Reserved
lbits:1 eqf ERQ Frozen
lbits:1 iff Inbound FCP Assists Frozen
lbits:1 off Outbound FCP Assists Frozen
lbits:4 reserved2 Reserved
lbits:1 ifce Inbound FIFO CRC Error
lbits:1 ofce Outbound FIFO CRC Error
lbits:1 m66 66 Mhz Enabled
lbits:1 ile Inbound Link Control FIFO Empty
lbits:1 ole Outbound Link Control List Empty
lbits:1 ife Inbound FIFO Empty
lbits:1 ofe Outbound FIFO Empty
lbits:1 imf IMQ Full
lbits:1 ssf SFQ Full
{}
or tach_status (Offset 18C) Tachyon DX2+ Status
<byte 6904>
ulong value As longword
endunion tach_status (Offset 18C) Tachyon DX2+ Status
<byte 6908>
{rsvd7 ((Offset 190) Reserved)}
<byte 6908>
ulong value 
{}
<byte 6912>
union hi_pri_send1 (Offset 194) High Priority Send 1 (write only)
<byte 6912>
{field (By field)}
<byte 6912>
lbits:12 length Frame Length
lbits:7 reserved Reserved
lbits:12 upper_addr Frame Upper Address
lbits:1 reserved1 Reserved
{}
or hi_pri_send1 (Offset 194) High Priority Send 1 (write only)
<byte 6912>
ulong value As longword
endunion hi_pri_send1 (Offset 194) High Priority Send 1 (write only)
<byte 6916>
union hi_pri_send2 (Offset 198) High Priority Send 2 (write only)
<byte 6916>
{field (By field)}
<byte 6916>
lbits:12 length Frame Length
lbits:7 reserved Reserved
lbits:12 upper_addr Frame Upper Address
lbits:1 reserved1 Reserved
{}
or hi_pri_send2 (Offset 198) High Priority Send 2 (write only)
<byte 6916>
ulong value As longword
endunion hi_pri_send2 (Offset 198) High Priority Send 2 (write only)
<byte 6920>
union inbound_rstat1 (Offset 19C) Inbound Resource Status 1
<byte 6920>
{field (By field)}
<byte 6920>
lbits:24 reserved Reserved
lbits:8 sest_lru_count SEST LRU Count
{}
or inbound_rstat1 (Offset 19C) Inbound Resource Status 1
<byte 6920>
ulong value As longword
endunion inbound_rstat1 (Offset 19C) Inbound Resource Status 1
<byte 6924>
union inbound_rstat2 (Offset 1A0) Inbound Resource Status 2
<byte 6924>
{field (By field)}
<byte 6924>
lbits:8 discd_frames Discarded Frame Count
lbits:24 reserved Reserved
{}
or inbound_rstat2 (Offset 1A0) Inbound Resource Status 2
<byte 6924>
ulong value As longword
endunion inbound_rstat2 (Offset 1A0) Inbound Resource Status 2
<byte 6928>
union ee_cr_z_tmr_thr (Offset 1A4) EE_Credit Zero Timer Threshold (write only)
<byte 6928>
{field (By field)}
<byte 6928>
lbits:28 threshold EE_Credit Zero Timer Threshold
lbits:4 reserved Reserved
{}
or ee_cr_z_tmr_thr (Offset 1A4) EE_Credit Zero Timer Threshold (write only)
<byte 6928>
ulong value As longword
endunion ee_cr_z_tmr_thr (Offset 1A4) EE_Credit Zero Timer Threshold (write only)
<byte 6932>
union up_data_addr (Offset 1A8) Upper Data Address (write only)
<byte 6932>
{field (By field)}
<byte 6932>
lbits:12 reserved Reserved
lbits:1 upper_addr1 Upper Data Address--44 bit data space
lbits:19 upper_addr Upper Data Address
{}
or up_data_addr (Offset 1A8) Upper Data Address (write only)
<byte 6932>
ulong value As longword
endunion up_data_addr (Offset 1A8) Upper Data Address (write only)
<byte 6936>
union up_ctrl_addr (Offset 1AC) Upper Control Address (write only)
<byte 6936>
{field (By field)}
<byte 6936>
lbits:32 upper_addr Upper Control Address
{}
or up_ctrl_addr (Offset 1AC) Upper Control Address (write only)
<byte 6936>
ulong value As longword
endunion up_ctrl_addr (Offset 1AC) Upper Control Address (write only)
<byte 6940>
union dyn_half_dup3 (Offset 1B0) Dynamic Half Duplex 3
<byte 6940>
{field (By field)}
<byte 6940>
lbits:1 ef AL_PA 0xEF DHD Login Information
lbits:1 e8 AL_PA 0xE8 DHD Login Information
lbits:1 e4 AL_PA 0xE4 DHD Login Information
lbits:1 e2 AL_PA 0xE2 DHD Login Information
lbits:1 e1 AL_PA 0xE1 DHD Login Information
lbits:1 e0 AL_PA 0xE0 DHD Login Information
lbits:1 dc AL_PA 0xDC DHD Login Information
lbits:1 da AL_PA 0xDA DHD Login Information
lbits:1 d9 AL_PA 0xD9 DHD Login Information
lbits:1 d6 AL_PA 0xD6 DHD Login Information
lbits:1 d5 AL_PA 0xD5 DHD Login Information
lbits:1 d4 AL_PA 0xD4 DHD Login Information
lbits:1 d3 AL_PA 0xD3 DHD Login Information
lbits:1 d2 AL_PA 0xD2 DHD Login Information
lbits:1 d1 AL_PA 0xD1 DHD Login Information
lbits:1 ce AL_PA 0xCE DHD Login Information
lbits:1 cd AL_PA 0xCD DHD Login Information
lbits:1 cc AL_PA 0xCC DHD Login Information
lbits:1 cb AL_PA 0xCB DHD Login Information
lbits:1 ca AL_PA 0xCA DHD Login Information
lbits:1 c9 AL_PA 0xC9 DHD Login Information
lbits:1 c7 AL_PA 0xC7 DHD Login Information
lbits:1 c6 AL_PA 0xC6 DHD Login Information
lbits:1 c5 AL_PA 0xC5 DHD Login Information
lbits:1 c3 AL_PA 0xC3 DHD Login Information
lbits:1 bc AL_PA 0xBC DHD Login Information
lbits:1 ba AL_PA 0xBA DHD Login Information
lbits:1 b9 AL_PA 0xB9 DHD Login Information
lbits:1 b6 AL_PA 0xB6 DHD Login Information
lbits:1 b5 AL_PA 0xB5 DHD Login Information
lbits:1 b4 AL_PA 0xB4 DHD Login Information
lbits:1 b3 AL_PA 0xB3 DHD Login Information
{}
or dyn_half_dup3 (Offset 1B0) Dynamic Half Duplex 3
<byte 6940>
ulong value As longword
endunion dyn_half_dup3 (Offset 1B0) Dynamic Half Duplex 3
<byte 6944>
union dyn_half_dup2 (Offset 1B4) Dynamic Half Duplex 2
<byte 6944>
{field (By field)}
<byte 6944>
lbits:1 alpab2 AL_PA 0xB2 DHD Login Information
lbits:1 alpab1 AL_PA 0xB1 DHD Login Information
lbits:1 alpaae AL_PA 0xAE DHD Login Information
lbits:1 alpaad AL_PA 0xAD DHD Login Information
lbits:1 alpaac AL_PA 0xAC DHD Login Information
lbits:1 alpaab AL_PA 0xAB DHD Login Information
lbits:1 alpaaa AL_PA 0xAA DHD Login Information
lbits:1 alpaa9 AL_PA 0xA9 DHD Login Information
lbits:1 alpaa7 AL_PA 0xA7 DHD Login Information
lbits:1 alpaa6 AL_PA 0xA6 DHD Login Information
lbits:1 alpaa5 AL_PA 0xA5 DHD Login Information
lbits:1 alpaa3 AL_PA 0xA3 DHD Login Information
lbits:1 alpa9f AL_PA 0x9F DHD Login Information
lbits:1 alpa9e AL_PA 0x9E DHD Login Information
lbits:1 alpa9d AL_PA 0x9D DHD Login Information
lbits:1 alpa9b AL_PA 0x9B DHD Login Information
lbits:1 alpa98 AL_PA 0x98 DHD Login Information
lbits:1 alpa97 AL_PA 0x97 DHD Login Information
lbits:1 alpa90 AL_PA 0x90 DHD Login Information
lbits:1 alpa8f AL_PA 0x8F DHD Login Information
lbits:1 alpa88 AL_PA 0x88 DHD Login Information
lbits:1 alpa84 AL_PA 0x84 DHD Login Information
lbits:1 alpa82 AL_PA 0x82 DHD Login Information
lbits:1 alpa81 AL_PA 0x81 DHD Login Information
lbits:1 alpa80 AL_PA 0x80 DHD Login Information
lbits:1 alpa7c AL_PA 0x7C DHD Login Information
lbits:1 alpa7a AL_PA 0x7A DHD Login Information
lbits:1 alpa79 AL_PA 0x79 DHD Login Information
lbits:1 alpa76 AL_PA 0x76 DHD Login Information
lbits:1 alpa75 AL_PA 0x75 DHD Login Information
lbits:1 alpa74 AL_PA 0x74 DHD Login Information
lbits:1 alpa73 AL_PA 0x73 DHD Login Information
{}
or dyn_half_dup2 (Offset 1B4) Dynamic Half Duplex 2
<byte 6944>
ulong value As longword
endunion dyn_half_dup2 (Offset 1B4) Dynamic Half Duplex 2
<byte 6948>
union dyn_half_dup1 (Offset 1B8) Dynamic Half Duplex 1
<byte 6948>
{field (By field)}
<byte 6948>
lbits:1 alpa72 AL_PA 0x72 DHD Login Information
lbits:1 alpa71 AL_PA 0x71 DHD Login Information
lbits:1 alpa6e AL_PA 0x6E DHD Login Information
lbits:1 alpa6d AL_PA 0x6D DHD Login Information
lbits:1 alpa6c AL_PA 0x6C DHD Login Information
lbits:1 alpa6b AL_PA 0x6B DHD Login Information
lbits:1 alpa6a AL_PA 0x6A DHD Login Information
lbits:1 alpa69 AL_PA 0x69 DHD Login Information
lbits:1 alpa67 AL_PA 0x67 DHD Login Information
lbits:1 alpa66 AL_PA 0x66 DHD Login Information
lbits:1 alpa65 AL_PA 0x65 DHD Login Information
lbits:1 alpa63 AL_PA 0x63 DHD Login Information
lbits:1 alpa5c AL_PA 0x5C DHD Login Information
lbits:1 alpa5a AL_PA 0x5A DHD Login Information
lbits:1 alpa59 AL_PA 0x59 DHD Login Information
lbits:1 alpa56 AL_PA 0x56 DHD Login Information
lbits:1 alpa55 AL_PA 0x55 DHD Login Information
lbits:1 alpa54 AL_PA 0x54 DHD Login Information
lbits:1 alpa53 AL_PA 0x53 DHD Login Information
lbits:1 alpa52 AL_PA 0x52 DHD Login Information
lbits:1 alpa51 AL_PA 0x51 DHD Login Information
lbits:1 alpa4e AL_PA 0x4E DHD Login Information
lbits:1 alpa4d AL_PA 0x4D DHD Login Information
lbits:1 alpa4c AL_PA 0x4C DHD Login Information
lbits:1 alpa4b AL_PA 0x4B DHD Login Information
lbits:1 alpa4a AL_PA 0x4A DHD Login Information
lbits:1 alpa49 AL_PA 0x49 DHD Login Information
lbits:1 alpa47 AL_PA 0x47 DHD Login Information
lbits:1 alpa46 AL_PA 0x46 DHD Login Information
lbits:1 alpa45 AL_PA 0x45 DHD Login Information
lbits:1 alpa43 AL_PA 0x43 DHD Login Information
lbits:1 alpa3c AL_PA 0x3C DHD Login Information
{}
or dyn_half_dup1 (Offset 1B8) Dynamic Half Duplex 1
<byte 6948>
ulong value As longword
endunion dyn_half_dup1 (Offset 1B8) Dynamic Half Duplex 1
<byte 6952>
union dyn_half_dup0 (Offset 1BC) Dynamic Half Duplex 0
<byte 6952>
{field (By field)}
<byte 6952>
lbits:1 alpa3a AL_PA 0x3A DHD Login Information
lbits:1 alpa39 AL_PA 0x39 DHD Login Information
lbits:1 alpa36 AL_PA 0x36 DHD Login Information
lbits:1 alpa35 AL_PA 0x35 DHD Login Information
lbits:1 alpa34 AL_PA 0x34 DHD Login Information
lbits:1 alpa33 AL_PA 0x33 DHD Login Information
lbits:1 alpa32 AL_PA 0x32 DHD Login Information
lbits:1 alpa31 AL_PA 0x31 DHD Login Information
lbits:1 alpa2e AL_PA 0x2E DHD Login Information
lbits:1 alpa2d AL_PA 0x2D DHD Login Information
lbits:1 alpa2c AL_PA 0x2C DHD Login Information
lbits:1 alpa2b AL_PA 0x2B DHD Login Information
lbits:1 alpa2a AL_PA 0x2A DHD Login Information
lbits:1 alpa29 AL_PA 0x29 DHD Login Information
lbits:1 alpa27 AL_PA 0x27 DHD Login Information
lbits:1 alpa26 AL_PA 0x26 DHD Login Information
lbits:1 alpa25 AL_PA 0x25 DHD Login Information
lbits:1 alpa23 AL_PA 0x23 DHD Login Information
lbits:1 alpa1f AL_PA 0x1F DHD Login Information
lbits:1 alpa1e AL_PA 0x1E DHD Login Information
lbits:1 alpa1d AL_PA 0x1D DHD Login Information
lbits:1 alpa1b AL_PA 0x1B DHD Login Information
lbits:1 alpa18 AL_PA 0x18 DHD Login Information
lbits:1 alpa17 AL_PA 0x17 DHD Login Information
lbits:1 alpa10 AL_PA 0x10 DHD Login Information
lbits:1 alpa0f AL_PA 0x0F DHD Login Information
lbits:1 alpa08 AL_PA 0x08 DHD Login Information
lbits:1 alpa04 AL_PA 0x04 DHD Login Information
lbits:1 alpa02 AL_PA 0x02 DHD Login Information
lbits:1 alpa01 AL_PA 0x01 DHD Login Information
lbits:1 alpa00 AL_PA 0x00 DHD Login Information
lbits:1 reserved Reserved
{}
or dyn_half_dup0 (Offset 1BC) Dynamic Half Duplex 0
<byte 6952>
ulong value As longword
endunion dyn_half_dup0 (Offset 1BC) Dynamic Half Duplex 0
<byte 6956>
union fm_config1 (Offset 1C0) Frame Manager Configuration 1
<byte 6956>
{field (By field)}
<byte 6956>
lbits:1 bli Bypass Loop Initialization
lbits:1 reserved Reserved
lbits:1 enp Enable N_Port Mode
lbits:1 lr Login Required
lbits:1 inif Initialize as Fabric
lbits:1 rf Respond to Fabric Address
lbits:1 blm Bypass Loop Map
lbits:1 sa Acquire Soft Address
lbits:1 ha Acquire Hard Address
lbits:1 aq Acquire Previously Acquired Address
lbits:1 fa Acquire Fabric Aquired Address
lbits:1 td Timer Disable
lbits:1 sap Skip Arbitration Phase
lbits:1 elb External Loopback/Pad Loopback
lbits:1 ilb Internal loopback
lbits:1 npi Initialize as N_Port
lbits:8 bb_credit BB_Credit
lbits:8 al_pa Desired AL_PA
{}
or fm_config1 (Offset 1C0) Frame Manager Configuration 1
<byte 6956>
ulong value As longword
endunion fm_config1 (Offset 1C0) Frame Manager Configuration 1
<byte 6960>
union fm_control (Offset 1C4) Frame Manager Control
<byte 6960>
{field (By field)}
<byte 6960>
lbits:3 cmd State Machine Command
lbits:1 cl Close Loop Request
lbits:1 reserved Reserved
lbits:1 sp Send Prim_Reg
lbits:1 sq Primitive Sequence
lbits:25 reserved1 Reserved
{}
or fm_control (Offset 1C4) Frame Manager Control
<byte 6960>
ulong value As longword
endunion fm_control (Offset 1C4) Frame Manager Control
<byte 6964>
union fm_status (Offset 1C8) Frame Manager Status
<byte 6964>
{field (By field)}
<byte 6964>
lbits:4 psm Port State Machine
lbits:4 lsm Loop State Machine
lbits:1 ldn Link Down
lbits:1 lup Link Up
lbits:1 es Elastic Store Error
lbits:1 ce Credit Error
lbits:1 lf Link Failure
lbits:1 lg Login Required
lbits:1 ptx Primitive Transmitted
lbits:1 prx Primitive Received
lbits:1 ba Bad AL_PA
lbits:1 lpf LIPf
lbits:1 sto State Time-out
lbits:1 ols OLS/NOS Received
lbits:1 lpb Loop Port Bypass (LPB) Primitive Sequence Received
lbits:1 lpe Loop Port Enable (LPE) Primitive Sequence Received
lbits:1 drs Directed LIP Sequence Received
lbits:1 reserved Reserved
lbits:1 ls Loss of Signal
lbits:1 os Out of Synchronization
lbits:1 flt Link Fault
lbits:1 reserved1 Reserved
lbits:1 byp Node Bypassed
lbits:1 np Non-Participating
lbits:1 tp Transmit Parity Error
lbits:1 lp Loop
{}
or fm_status (Offset 1C8) Frame Manager Status
<byte 6964>
ulong value As longword
endunion fm_status (Offset 1C8) Frame Manager Status
<byte 6968>
union fm_to_values1 (Offset 1CC) Frame Manager Time-Out Values 1
<byte 6968>
{field (By field)}
<byte 6968>
lbits:16 ed_tov Error Detect Time-Out
lbits:9 rt_tov Receiver Transmitter Time-Out
lbits:7 reserved Reserved
{}
or fm_to_values1 (Offset 1CC) Frame Manager Time-Out Values 1
<byte 6968>
ulong value As longword
endunion fm_to_values1 (Offset 1CC) Frame Manager Time-Out Values 1
<byte 6972>
union fm_link_stat1 (Offset 1D0) Frame Manager Link Status 1
<byte 6972>
{field (By field)}
<byte 6972>
lbits:8 link_fail Link Fail Count
lbits:8 loss_of_sync Loss of Synchronization Count
lbits:8 bad_rx_char Bad Received Character Count
lbits:8 loss_of_signal Loss of Signal Count
{}
or fm_link_stat1 (Offset 1D0) Frame Manager Link Status 1
<byte 6972>
ulong value As longword
endunion fm_link_stat1 (Offset 1D0) Frame Manager Link Status 1
<byte 6976>
union fm_link_stat2 (Offset 1D4) Frame Manager Link Status 2
<byte 6976>
{field (By field)}
<byte 6976>
lbits:8 proto_er Protocol Error Count
lbits:8 bad_crc Bad CRC Count
lbits:8 dis_frm Discarded Frames
lbits:8 rx_eofa Received EOFa
{}
or fm_link_stat2 (Offset 1D4) Frame Manager Link Status 2
<byte 6976>
ulong value As longword
endunion fm_link_stat2 (Offset 1D4) Frame Manager Link Status 2
<byte 6980>
union fm_to_values2 (Offset 1D8) Frame Manager Time-Out Values 2
<byte 6980>
{field (By field)}
<byte 6980>
lbits:9 al_time Arbitrated Loop Time-Out
lbits:7 reserved Reserved
lbits:16 lp_tov Loop Time-Out
{}
or fm_to_values2 (Offset 1D8) Frame Manager Time-Out Values 2
<byte 6980>
ulong value As longword
endunion fm_to_values2 (Offset 1D8) Frame Manager Time-Out Values 2
<byte 6984>
union fm_bb0_timer (Offset 1DC) Frame Manager BB_Credit Zero Timer
<byte 6984>
{field (By field)}
<byte 6984>
lbits:24 bb0_timer BB_Credit Timer
lbits:8 reserved Reserved
{}
or fm_bb0_timer (Offset 1DC) Frame Manager BB_Credit Zero Timer
<byte 6984>
ulong value As longword
endunion fm_bb0_timer (Offset 1DC) Frame Manager BB_Credit Zero Timer
<byte 6988>
union fm_wwn_hi (Offset 1E0) Frame Manager World Wide Name High
<byte 6988>
{field (By field)}
<byte 6988>
lbits:32 wwn World Wide Name
{}
or fm_wwn_hi (Offset 1E0) Frame Manager World Wide Name High
<byte 6988>
ulong value As longword
endunion fm_wwn_hi (Offset 1E0) Frame Manager World Wide Name High
<byte 6992>
union fm_wwn_lo (Offset 1E4) Frame Manager World Wide Name Low
<byte 6992>
{field (By field)}
<byte 6992>
lbits:32 wwn World Wide Name
{}
or fm_wwn_lo (Offset 1E4) Frame Manager World Wide Name Low
<byte 6992>
ulong value As longword
endunion fm_wwn_lo (Offset 1E4) Frame Manager World Wide Name Low
<byte 6996>
union fm_rcvd_al_pa (Offset 1E8) Frame Manager Received AL_PA
<byte 6996>
{field (By field)}
<byte 6996>
lbits:8 lipf_alpa AL_PA of Most Recent LIPf Received
lbits:8 bad_alpa AL_PA of Most Recent OPN Sent and Returned Without Being Accepted
lbits:8 acq_alpa AL_PA Acquired During Loop Initialization
lbits:8 reserved Reserved
{}
or fm_rcvd_al_pa (Offset 1E8) Frame Manager Received AL_PA
<byte 6996>
ulong value As longword
endunion fm_rcvd_al_pa (Offset 1E8) Frame Manager Received AL_PA
<byte 7000>
union fm_primitive (Offset 1EC) Frame Manager Primitive
<byte 7000>
{field (By field)}
<byte 7000>
lbits:24 prim_value Primitive to be Sent
lbits:8 reserved Reserved
{}
or fm_primitive (Offset 1EC) Frame Manager Primitive
<byte 7000>
ulong value As longword
endunion fm_primitive (Offset 1EC) Frame Manager Primitive
<byte 7004>
union fm_link_stat3 (Offset 1F0) Frame Manager Link Status 3
<byte 7004>
{field (By field)}
<byte 7004>
lbits:8 exp_frm Expired Frames
lbits:24 reserved Reserved
{}
or fm_link_stat3 (Offset 1F0) Frame Manager Link Status 3
<byte 7004>
ulong value As longword
endunion fm_link_stat3 (Offset 1F0) Frame Manager Link Status 3
<byte 7008>
union fm_config2 (Offset 1F4) Frame Manager Configuration 2
<byte 7008>
{field (By field)}
<byte 7008>
lbits:1 dac Disable Auto Close
lbits:2 nbc Non-zero Login BB_Credit
lbits:1 eei Enable ERR_INIT
lbits:1 icb Ignore Close Bit
lbits:2 atv Arbitration Threshold Value
lbits:1 gde Garbage Deletion Enable
lbits:8 laa Lowest Allowable AL_PA
lbits:5 reserved Reserved
lbits:1 dao Disable 2xAL_TIME Timeout on Open
lbits:3 reserved1 Reserved
lbits:1 prm Promiscuous Mode
lbits:1 wpe Wait For Port Enable
lbits:1 fmh Force Monitor State With Hard Address
lbits:1 fmn Force Monitor Non-participating State
lbits:1 dlm Disable Loop Master
lbits:1 dsa Disable Soft Address Selection
lbits:1 ilp Ignore LPB/LPE Primitive Sequences
{}
or fm_config2 (Offset 1F4) Frame Manager Configuration 2
<byte 7008>
ulong value As longword
endunion fm_config2 (Offset 1F4) Frame Manager Configuration 2
<byte 7012>
union pci_reg_1F8 (Offset 1F8) PCI MCTR/ROMCTR/RESERVED
<byte 7012>
{field (By field)}
<byte 7012>
{pci_rsvd1F8 ((Offset 1F8) Reserved)}
<byte 7012>
utiny value 
{}
<byte 7013>
{pci_rsvd1F9 ((Offset 1F9) Reserved)}
<byte 7013>
utiny value 
{}
<byte 7014>
union romctr (Offset 1FA) PCI ROM Control
<byte 7014>
{field (By field)}
<byte 7014>
tbits:1 vpp_en ROM VPP Enable
tbits:1 fla Flash Installed (read only)
tbits:1 rom ROM Installed (read only)
tbits:5 reserved Reserved
{}
or romctr (Offset 1FA) PCI ROM Control
<byte 7014>
utiny value As byte
endunion romctr (Offset 1FA) PCI ROM Control
<byte 7015>
union mctr (Offset 1FB) PCI Master Control
<byte 7015>
{field (By field)}
<byte 7015>
tbits:2 reserved1 Reserved
tbits:1 p64 PCI Present and Active
tbits:4 reserved Reserved
tbits:1 dlt Disable Latency Timer
{}
or mctr (Offset 1FB) PCI Master Control
<byte 7015>
utiny value As byte
endunion mctr (Offset 1FB) PCI Master Control
{}
or pci_reg_1F8 (Offset 1F8) PCI MCTR/ROMCTR/RESERVED
<byte 7012>
ulong value As longword
endunion pci_reg_1F8 (Offset 1F8) PCI MCTR/ROMCTR/RESERVED
<byte 7016>
union pci_reg_1FC (Offset 1FC) INTSTAT/INTEN/INTPEND/SOFTRST
<byte 7016>
{field (By field)}
<byte 7016>
union softrst (Offset 1FC) PCI Interface Reset Control
<byte 7016>
{field (By field)}
<byte 7016>
tbits:1 rst PCI Interface Soft Reset
tbits:7 reserved Reserved
{}
or softrst (Offset 1FC) PCI Interface Reset Control
<byte 7016>
utiny value As byte
endunion softrst (Offset 1FC) PCI Interface Reset Control
<byte 7017>
union intpend (Offset 1FD) PCI Interrupt Pending
<byte 7017>
{field (By field)}
<byte 7017>
tbits:1 per PCI Error Detected Interrupt
tbits:1 der Device Error Detected Interrupt
tbits:1 fint Function Interrupt
tbits:2 reserved1 Reserved
tbits:1 ube Unsupported Byte Enables
tbits:2 reserved Reserved
{}
or intpend (Offset 1FD) PCI Interrupt Pending
<byte 7017>
utiny value As byte
endunion intpend (Offset 1FD) PCI Interrupt Pending
<byte 7018>
union inten (Offset 1FE) PCI Interrupt Enable
<byte 7018>
{field (By field)}
<byte 7018>
tbits:1 per PCI Error Detected Interrupt
tbits:1 der Device Error Detected Interrupt
tbits:1 fint Function Interrupt
tbits:2 reserved1 Reserved
tbits:1 ube Unsupported Byte Enables
tbits:2 reserved Reserved
{}
or inten (Offset 1FE) PCI Interrupt Enable
<byte 7018>
utiny value As byte
endunion inten (Offset 1FE) PCI Interrupt Enable
<byte 7019>
union intstat (Offset 1FF) PCI Interrupt Status
<byte 7019>
{field (By field)}
<byte 7019>
tbits:1 per PCI Error Detected Interrupt
tbits:1 der Device Error Detected Interrupt
tbits:1 fint Function Interrupt
tbits:2 reserved1 Reserved
tbits:1 ube Unsupported Byte Enables
tbits:2 reserved Reserved
{}
or intstat (Offset 1FF) PCI Interrupt Status
<byte 7019>
utiny value As byte
endunion intstat (Offset 1FF) PCI Interrupt Status
{}
or pci_reg_1FC (Offset 1FC) INTSTAT/INTEN/INTPEND/SOFTRST
<byte 7016>
ulong value As longword
endunion pci_reg_1FC (Offset 1FC) INTSTAT/INTEN/INTPEND/SOFTRST
{}
endunion csr[0] Tachyon DX2+ CSR Registers
<byte 7020>
union csr[1] Tachyon DX2+ CSR Registers
<byte 7020>
ulong[128] csra Tachyon DX2+ CSR Registers As Longwords
or csr[1] Tachyon DX2+ CSR Registers
<byte 7020>
{csr (Tachyon DX2+ CSR Registers By Field)}
<byte 7020>
union erq_base (Offset 000) ERQ Base (write only)
<byte 7020>
{field (By field)}
<byte 7020>
lbits:32 address ERQ Base Address
{}
or erq_base (Offset 000) ERQ Base (write only)
<byte 7020>
ulong value As longword
endunion erq_base (Offset 000) ERQ Base (write only)
<byte 7024>
union erq_len (Offset 004) ERQ Length (write only)
<byte 7024>
{field (By field)}
<byte 7024>
lbits:12 length ERQ Length
lbits:20 reserved Reserved
{}
or erq_len (Offset 004) ERQ Length (write only)
<byte 7024>
ulong value As longword
endunion erq_len (Offset 004) ERQ Length (write only)
<byte 7028>
union erq_prod (Offset 008) ERQ Producer Index
<byte 7028>
{field (By field)}
<byte 7028>
lbits:12 index ERQ Producer Index
lbits:20 reserved Reserved
{}
or erq_prod (Offset 008) ERQ Producer Index
<byte 7028>
ulong value As longword
endunion erq_prod (Offset 008) ERQ Producer Index
<byte 7032>
union erq_cons_adr (Offset 00C) ERQ Consumer Index Address (write only)
<byte 7032>
{field (By field)}
<byte 7032>
lbits:32 address ERQ Consumer Index Address
{}
or erq_cons_adr (Offset 00C) ERQ Consumer Index Address (write only)
<byte 7032>
ulong value As longword
endunion erq_cons_adr (Offset 00C) ERQ Consumer Index Address (write only)
<byte 7036>
union erq_cons (Offset 010) ERQ Consumer Index
<byte 7036>
{field (By field)}
<byte 7036>
lbits:12 index ERQ Consumer Index
lbits:20 reserved Reserved
{}
or erq_cons (Offset 010) ERQ Consumer Index
<byte 7036>
ulong value As longword
endunion erq_cons (Offset 010) ERQ Consumer Index
<byte 7040>
{rsvd1[0] ((Offset 014-04F) Reserved)}
<byte 7040>
ulong value 
{}
<byte 7044>
{rsvd1[1] ((Offset 014-04F) Reserved)}
<byte 7044>
ulong value 
{}
<byte 7048>
{rsvd1[2] ((Offset 014-04F) Reserved)}
<byte 7048>
ulong value 
{}
<byte 7052>
{rsvd1[3] ((Offset 014-04F) Reserved)}
<byte 7052>
ulong value 
{}
<byte 7056>
{rsvd1[4] ((Offset 014-04F) Reserved)}
<byte 7056>
ulong value 
{}
<byte 7060>
{rsvd1[5] ((Offset 014-04F) Reserved)}
<byte 7060>
ulong value 
{}
<byte 7064>
{rsvd1[6] ((Offset 014-04F) Reserved)}
<byte 7064>
ulong value 
{}
<byte 7068>
{rsvd1[7] ((Offset 014-04F) Reserved)}
<byte 7068>
ulong value 
{}
<byte 7072>
{rsvd1[8] ((Offset 014-04F) Reserved)}
<byte 7072>
ulong value 
{}
<byte 7076>
{rsvd1[9] ((Offset 014-04F) Reserved)}
<byte 7076>
ulong value 
{}
<byte 7080>
{rsvd1[10] ((Offset 014-04F) Reserved)}
<byte 7080>
ulong value 
{}
<byte 7084>
{rsvd1[11] ((Offset 014-04F) Reserved)}
<byte 7084>
ulong value 
{}
<byte 7088>
{rsvd1[12] ((Offset 014-04F) Reserved)}
<byte 7088>
ulong value 
{}
<byte 7092>
{rsvd1[13] ((Offset 014-04F) Reserved)}
<byte 7092>
ulong value 
{}
<byte 7096>
{rsvd1[14] ((Offset 014-04F) Reserved)}
<byte 7096>
ulong value 
{}
<byte 7100>
union sfq_base (Offset 050) SFQ Base (write only)
<byte 7100>
{field (By field)}
<byte 7100>
lbits:32 address SFQ Base Address
{}
or sfq_base (Offset 050) SFQ Base (write only)
<byte 7100>
ulong value As longword
endunion sfq_base (Offset 050) SFQ Base (write only)
<byte 7104>
union sfq_len (Offset 054) SFQ Length (write only)
<byte 7104>
{field (By field)}
<byte 7104>
lbits:12 length SFQ Length
lbits:20 reserved Reserved
{}
or sfq_len (Offset 054) SFQ Length (write only)
<byte 7104>
ulong value As longword
endunion sfq_len (Offset 054) SFQ Length (write only)
<byte 7108>
union sfq_cons (Offset 058) SFQ Consumer Index
<byte 7108>
{field (By field)}
<byte 7108>
lbits:12 index SFQ Consumer Index
lbits:20 reserved Reserved
{}
or sfq_cons (Offset 058) SFQ Consumer Index
<byte 7108>
ulong value As longword
endunion sfq_cons (Offset 058) SFQ Consumer Index
<byte 7112>
{rsvd2[0] ((Offset 05C-07B) Reserved)}
<byte 7112>
ulong value 
{}
<byte 7116>
{rsvd2[1] ((Offset 05C-07B) Reserved)}
<byte 7116>
ulong value 
{}
<byte 7120>
{rsvd2[2] ((Offset 05C-07B) Reserved)}
<byte 7120>
ulong value 
{}
<byte 7124>
{rsvd2[3] ((Offset 05C-07B) Reserved)}
<byte 7124>
ulong value 
{}
<byte 7128>
{rsvd2[4] ((Offset 05C-07B) Reserved)}
<byte 7128>
ulong value 
{}
<byte 7132>
{rsvd2[5] ((Offset 05C-07B) Reserved)}
<byte 7132>
ulong value 
{}
<byte 7136>
{rsvd2[6] ((Offset 05C-07B) Reserved)}
<byte 7136>
ulong value 
{}
<byte 7140>
{rsvd2[7] ((Offset 05C-07B) Reserved)}
<byte 7140>
ulong value 
{}
<byte 7144>
union int_delay_timer (Offset 07C) Interrupt Delay Timer (write only)
<byte 7144>
{field (By field)}
<byte 7144>
lbits:4 timer Interrupt Timer Value
lbits:3 reserved Reserved
lbits:1 ihf Interrupt when IMQ Half Full
lbits:24 reserved1 Reserved
{}
or int_delay_timer (Offset 07C) Interrupt Delay Timer (write only)
<byte 7144>
ulong value As longword
endunion int_delay_timer (Offset 07C) Interrupt Delay Timer (write only)
<byte 7148>
union imq_base (Offset 080) IMQ Base (write only)
<byte 7148>
{field (By field)}
<byte 7148>
lbits:32 address IMQ Base Address
{}
or imq_base (Offset 080) IMQ Base (write only)
<byte 7148>
ulong value As longword
endunion imq_base (Offset 080) IMQ Base (write only)
<byte 7152>
union imq_len (Offset 084) IMQ Length (write only)
<byte 7152>
{field (By field)}
<byte 7152>
lbits:12 length IMQ Length
lbits:20 reserved Reserved
{}
or imq_len (Offset 084) IMQ Length (write only)
<byte 7152>
ulong value As longword
endunion imq_len (Offset 084) IMQ Length (write only)
<byte 7156>
union imq_cons (Offset 088) IMQ Consumer Index
<byte 7156>
{field (By field)}
<byte 7156>
lbits:12 index IMQ Consumer Index
lbits:20 reserved Reserved
{}
or imq_cons (Offset 088) IMQ Consumer Index
<byte 7156>
ulong value As longword
endunion imq_cons (Offset 088) IMQ Consumer Index
<byte 7160>
union imq_prod_adr (Offset 08C) IMQ Producer Index Address (write only)
<byte 7160>
{field (By field)}
<byte 7160>
lbits:32 address IMQ Producer Index Address
{}
or imq_prod_adr (Offset 08C) IMQ Producer Index Address (write only)
<byte 7160>
ulong value As longword
endunion imq_prod_adr (Offset 08C) IMQ Producer Index Address (write only)
<byte 7164>
{rsvd3[0] ((Offset 090-0FC) Reserved)}
<byte 7164>
ulong value 
{}
<byte 7168>
{rsvd3[1] ((Offset 090-0FC) Reserved)}
<byte 7168>
ulong value 
{}
<byte 7172>
{rsvd3[2] ((Offset 090-0FC) Reserved)}
<byte 7172>
ulong value 
{}
<byte 7176>
{rsvd3[3] ((Offset 090-0FC) Reserved)}
<byte 7176>
ulong value 
{}
<byte 7180>
{rsvd3[4] ((Offset 090-0FC) Reserved)}
<byte 7180>
ulong value 
{}
<byte 7184>
{rsvd3[5] ((Offset 090-0FC) Reserved)}
<byte 7184>
ulong value 
{}
<byte 7188>
{rsvd3[6] ((Offset 090-0FC) Reserved)}
<byte 7188>
ulong value 
{}
<byte 7192>
{rsvd3[7] ((Offset 090-0FC) Reserved)}
<byte 7192>
ulong value 
{}
<byte 7196>
{rsvd3[8] ((Offset 090-0FC) Reserved)}
<byte 7196>
ulong value 
{}
<byte 7200>
{rsvd3[9] ((Offset 090-0FC) Reserved)}
<byte 7200>
ulong value 
{}
<byte 7204>
{rsvd3[10] ((Offset 090-0FC) Reserved)}
<byte 7204>
ulong value 
{}
<byte 7208>
{rsvd3[11] ((Offset 090-0FC) Reserved)}
<byte 7208>
ulong value 
{}
<byte 7212>
{rsvd3[12] ((Offset 090-0FC) Reserved)}
<byte 7212>
ulong value 
{}
<byte 7216>
{rsvd3[13] ((Offset 090-0FC) Reserved)}
<byte 7216>
ulong value 
{}
<byte 7220>
{rsvd3[14] ((Offset 090-0FC) Reserved)}
<byte 7220>
ulong value 
{}
<byte 7224>
{rsvd3[15] ((Offset 090-0FC) Reserved)}
<byte 7224>
ulong value 
{}
<byte 7228>
{rsvd3[16] ((Offset 090-0FC) Reserved)}
<byte 7228>
ulong value 
{}
<byte 7232>
{rsvd3[17] ((Offset 090-0FC) Reserved)}
<byte 7232>
ulong value 
{}
<byte 7236>
{rsvd3[18] ((Offset 090-0FC) Reserved)}
<byte 7236>
ulong value 
{}
<byte 7240>
{rsvd3[19] ((Offset 090-0FC) Reserved)}
<byte 7240>
ulong value 
{}
<byte 7244>
{rsvd3[20] ((Offset 090-0FC) Reserved)}
<byte 7244>
ulong value 
{}
<byte 7248>
{rsvd3[21] ((Offset 090-0FC) Reserved)}
<byte 7248>
ulong value 
{}
<byte 7252>
{rsvd3[22] ((Offset 090-0FC) Reserved)}
<byte 7252>
ulong value 
{}
<byte 7256>
{rsvd3[23] ((Offset 090-0FC) Reserved)}
<byte 7256>
ulong value 
{}
<byte 7260>
{rsvd3[24] ((Offset 090-0FC) Reserved)}
<byte 7260>
ulong value 
{}
<byte 7264>
{rsvd3[25] ((Offset 090-0FC) Reserved)}
<byte 7264>
ulong value 
{}
<byte 7268>
{rsvd3[26] ((Offset 090-0FC) Reserved)}
<byte 7268>
ulong value 
{}
<byte 7272>
{rsvd3[27] ((Offset 090-0FC) Reserved)}
<byte 7272>
ulong value 
{}
<byte 7276>
union fm_config3 (Offset 100) Frame Manager Configuration 3
<byte 7276>
{field (By field)}
<byte 7276>
lbits:6 bec Termination Receive
lbits:3 reserved4 Reserved
lbits:1 xrb Wrapback
lbits:2 reserved Reserved
lbits:3 xem Output pre-emphasis
lbits:4 reserved1 Reserved
lbits:1 mustbe1 Must be 1
lbits:1 stb Start BERT
lbits:1 enb Enable BERT
lbits:2 sdm Signal differential mode
lbits:2 rxs Receiver Speed
lbits:2 txs Transmitter Speed
lbits:1 reserved3 Reserved
lbits:1 xlr Force iTR to lock reference clock
lbits:1 reserved0 Reserved
lbits:1 xcv Type of Transceiver
{}
or fm_config3 (Offset 100) Frame Manager Configuration 3
<byte 7276>
ulong value As longword
endunion fm_config3 (Offset 100) Frame Manager Configuration 3
<byte 7280>
union fm_statuss (Offset 104) Frame Manager Status Shadow (read only)
<byte 7280>
{field (By field)}
<byte 7280>
lbits:4 psm Port State Machine
lbits:4 lsm Loop State Machine
lbits:1 ldn Link Down
lbits:1 lup Link Up
lbits:1 es Elastic Store Error
lbits:1 ce Credit Error
lbits:1 lf Link Failure
lbits:1 lg Login Required
lbits:1 ptx Primitive Transmitted
lbits:1 prx Primitive Received
lbits:1 ba Bad AL_PA
lbits:1 lpf LIPf
lbits:1 sto State Time-out
lbits:1 ols OLS/NOS Received
lbits:1 lpb Loop Port Bypass (LPB) Primitive Sequence Received
lbits:1 lpe Loop Port Enable (LPE) Primitive Sequence Received
lbits:1 drs Directed LIP Sequence Received
lbits:1 reserved Reserved
lbits:1 ls Loss of Signal
lbits:1 os Out of Synchronization
lbits:1 flt Link Fault
lbits:1 reserved1 Reserved
lbits:1 byp Node Bypassed
lbits:1 np Non-Participating
lbits:1 tp Transmit Parity Error
lbits:1 lp Loop
{}
or fm_statuss (Offset 104) Frame Manager Status Shadow (read only)
<byte 7280>
ulong value As longword
endunion fm_statuss (Offset 104) Frame Manager Status Shadow (read only)
<byte 7284>
{rsvd3a[0] ((Offset 108-10f) Reserved)}
<byte 7284>
ulong value 
{}
<byte 7288>
{rsvd3a[1] ((Offset 108-10f) Reserved)}
<byte 7288>
ulong value 
{}
<byte 7292>
union sfp_cmd_status (Offset 110) SFP command and status
<byte 7292>
{field (No description available)}
<byte 7292>
lbits:1 gna Generate NACK
lbits:1 rts Reset Slave
lbits:1 wrc Write command
lbits:1 rdc Read command
lbits:1 gst Generate Stop
lbits:1 sta Generate Start
lbits:2 reserved1 Reserved
lbits:1 rna Received NACK
lbits:1 sby SFP Busy
lbits:1 tip Transfer in progress
lbits:9 reserved Reserved
lbits:12 lp Clock Divisor
{}
or sfp_cmd_status (Offset 110) SFP command and status
<byte 7292>
ulong value 
endunion sfp_cmd_status (Offset 110) SFP command and status
<byte 7296>
union sfp_data (Offset 114) SFP data
<byte 7296>
{field (By field)}
<byte 7296>
lbits:8 sfpd SFPD Transmit
lbits:24 reserved Reserved
{}
or sfp_data (Offset 114) SFP data
<byte 7296>
ulong value As longword
endunion sfp_data (Offset 114) SFP data
<byte 7300>
union fm_config4 (Offset 118) Frame Manager Configuration 4
<byte 7300>
{field (By field)}
<byte 7300>
lbits:1 tbe Transmit Link BIST error
lbits:1 tlr Transmit Link BIST reset
lbits:1 tle Transmit Link BIST enable
lbits:1 rbe Receive Link BIST error
lbits:1 rll Receive Link BIST loop-back
lbits:1 rlr Receive Link BIST reset
lbits:1 rle Receive Link BIST enable
lbits:7 reserved3 Reserved
lbits:1 ipl ITR PPL Lock
lbits:1 reserved2 Reserved
lbits:1 dtf Disable transceiver LOS filter
lbits:1 dtl Disable transceiver LOS
lbits:1 dsr Disable iTR RXLOS
lbits:1 ttd Transceiver Tx Disable
lbits:2 reserved1 Reserved
lbits:1 rfl Receive ast Lock Disable
lbits:9 reserved Reserved
{}
or fm_config4 (Offset 118) Frame Manager Configuration 4
<byte 7300>
ulong value As longword
endunion fm_config4 (Offset 118) Frame Manager Configuration 4
<byte 7304>
union fm_config5 (Offset 11C) Frame Manager Configuration 5
<byte 7304>
{field (By field)}
<byte 7304>
lbits:32 reserved Reserved
{}
or fm_config5 (Offset 11C) Frame Manager Configuration 5
<byte 7304>
ulong value As longword
endunion fm_config5 (Offset 11C) Frame Manager Configuration 5
<byte 7308>
{rsvd3b[0] ((Offset 120-13F) Reserved)}
<byte 7308>
ulong value 
{}
<byte 7312>
{rsvd3b[1] ((Offset 120-13F) Reserved)}
<byte 7312>
ulong value 
{}
<byte 7316>
{rsvd3b[2] ((Offset 120-13F) Reserved)}
<byte 7316>
ulong value 
{}
<byte 7320>
{rsvd3b[3] ((Offset 120-13F) Reserved)}
<byte 7320>
ulong value 
{}
<byte 7324>
{rsvd3b[4] ((Offset 120-13F) Reserved)}
<byte 7324>
ulong value 
{}
<byte 7328>
{rsvd3b[5] ((Offset 120-13F) Reserved)}
<byte 7328>
ulong value 
{}
<byte 7332>
{rsvd3b[6] ((Offset 120-13F) Reserved)}
<byte 7332>
ulong value 
{}
<byte 7336>
{rsvd3b[7] ((Offset 120-13F) Reserved)}
<byte 7336>
ulong value 
{}
<byte 7340>
union sest_base (Offset 140) SEST Base (write only)
<byte 7340>
{field (By field)}
<byte 7340>
lbits:32 address SEST Base Address
{}
or sest_base (Offset 140) SEST Base (write only)
<byte 7340>
ulong value As longword
endunion sest_base (Offset 140) SEST Base (write only)
<byte 7344>
union sest_len (Offset 144) SEST Length (write only)
<byte 7344>
{field (By field)}
<byte 7344>
lbits:16 length SEST Length
lbits:16 reserved Reserved
{}
or sest_len (Offset 144) SEST Length (write only)
<byte 7344>
ulong value As longword
endunion sest_len (Offset 144) SEST Length (write only)
<byte 7348>
{rsvd4 ((Offset 148) Reserved)}
<byte 7348>
ulong value 
{}
<byte 7352>
union scsi_link_lst (Offset 14C) SCSI Linked List Head and Tail
<byte 7352>
{field (By field)}
<byte 7352>
lbits:16 tail Tail
lbits:16 head Head
{}
or scsi_link_lst (Offset 14C) SCSI Linked List Head and Tail
<byte 7352>
ulong value As longword
endunion scsi_link_lst (Offset 14C) SCSI Linked List Head and Tail
<byte 7356>
union prog_addr (Offset 150) Programmable Address register
<byte 7356>
{field (By field)}
<byte 7356>
lbits:20 ra ROM/RAM address
lbits:11 reserved Reserved
lbits:1 inc Increment
{}
or prog_addr (Offset 150) Programmable Address register
<byte 7356>
ulong value As longword
endunion prog_addr (Offset 150) Programmable Address register
<byte 7360>
union prog_data (Offset 154) programmable data register
<byte 7360>
{field (By field)}
<byte 7360>
lbits:32 pdr Programmable data
{}
or prog_data (Offset 154) programmable data register
<byte 7360>
ulong value As longword
endunion prog_data (Offset 154) programmable data register
<byte 7364>
{rsvd5[0] ((Offset 158-15F) Reserved)}
<byte 7364>
ulong value 
{}
<byte 7368>
{rsvd5[1] ((Offset 158-15F) Reserved)}
<byte 7368>
ulong value 
{}
<byte 7372>
union int_mess_adr (Offset 160) Interrupt Message Address (write only)
<byte 7372>
{field (By field)}
<byte 7372>
lbits:32 address Interrupt Message Address
{}
or int_mess_adr (Offset 160) Interrupt Message Address (write only)
<byte 7372>
ulong value As longword
endunion int_mess_adr (Offset 160) Interrupt Message Address (write only)
<byte 7376>
union int_mess_value (Offset 164) Interrupt Message Value (write only)
<byte 7376>
{field (By field)}
<byte 7376>
lbits:32 value Interrupt Message Value
{}
or int_mess_value (Offset 164) Interrupt Message Value (write only)
<byte 7376>
ulong value As longword
endunion int_mess_value (Offset 164) Interrupt Message Value (write only)
<byte 7380>
union sgl_page_len (Offset 168) Scatter/Gather List Page Length (write only)
<byte 7380>
{field (By field)}
<byte 7380>
lbits:8 length SGL Page Length
lbits:24 reserved Reserved
{}
or sgl_page_len (Offset 168) Scatter/Gather List Page Length (write only)
<byte 7380>
ulong value As longword
endunion sgl_page_len (Offset 168) Scatter/Gather List Page Length (write only)
<byte 7384>
union my_id (Offset 16C) My ID
<byte 7384>
{field (By field)}
<byte 7384>
lbits:24 id My ID
lbits:8 reserved Reserved
{}
or my_id (Offset 16C) My ID
<byte 7384>
ulong value As longword
endunion my_id (Offset 16C) My ID
<byte 7388>
union gpio (Offset 170) General Purpose I/O
<byte 7388>
{field (By field)}
<byte 7388>
lbits:1 gc0 General Purpose Control 0
lbits:1 gc1 General Purpose Control 1
lbits:1 gc2 General Purpose Control 2
lbits:1 gc3 General Purpose Control 3
lbits:1 gc4 General Purpose Control 4
lbits:1 gc5 General Purpose Control 5
lbits:1 gc6 General Purpose Control 6
lbits:1 gc7 General Purpose Control 7
lbits:8 reserved Reserved
lbits:1 gp0 General Purpose I/O 0
lbits:1 gp1 General Purpose I/O 1
lbits:1 gp2 General Purpose I/O 2
lbits:1 gp3 General Purpose I/O 3
lbits:1 gp4 General Purpose I/O 4
lbits:1 gp5 General Purpose I/O 5
lbits:1 gp6 General Purpose I/O 6
lbits:1 gp7 General Purpose I/O 7
lbits:8 reserved1 Reserved
{}
or gpio (Offset 170) General Purpose I/O
<byte 7388>
ulong value As longword
endunion gpio (Offset 170) General Purpose I/O
<byte 7392>
{rsvd6a ((Offset 174-177) Reserved)}
<byte 7392>
ulong value 
{}
<byte 7396>
union edc_config (Offset 178) EDC Configuration Register
<byte 7396>
{field (By field)}
<byte 7396>
lbits:16 io_seed Starting Seed
lbits:16 reserved Reserved
{}
or edc_config (Offset 178) EDC Configuration Register
<byte 7396>
ulong value As longword
endunion edc_config (Offset 178) EDC Configuration Register
<byte 7400>
union dx4_config3 (Offset 17C) DX4 Configuration Register 3
<byte 7400>
{field (By field)}
<byte 7400>
lbits:9 pfs2 Programmable Frame size field 2
lbits:9 pfs3 Programmable Frame size field 3
lbits:9 pfs4 Programmable Frame size field 4
lbits:5 reserved Reserved
{}
or dx4_config3 (Offset 17C) DX4 Configuration Register 3
<byte 7400>
ulong value As longword
endunion dx4_config3 (Offset 17C) DX4 Configuration Register 3
<byte 7404>
union tach_config2 (Offset 180) Tachyon DX2+ Configuration 2
<byte 7404>
{field (By field)}
<byte 7404>
lbits:9 pfs Programmable Frame Size
lbits:15 reserved Reserved
lbits:8 esi_range Exchange_ID Signaled Interrupt Range
{}
or tach_config2 (Offset 180) Tachyon DX2+ Configuration 2
<byte 7404>
ulong value As longword
endunion tach_config2 (Offset 180) Tachyon DX2+ Configuration 2
<byte 7408>
union tach_config (Offset 184) Tachyon DX2+ Configuration 1
<byte 7408>
{field (By field)}
<byte 7408>
lbits:1 fad FCP Assist Disable
lbits:1 ino In Order
lbits:1 dof Discard OOO FCP Frames
lbits:1 fua FCP Unassisted ACK Enable
lbits:1 ime Interrupt Message Enable
lbits:1 fab Fabric
lbits:1 sic S_ID Copy Enable
lbits:1 eqs Equal Service
lbits:2 reserved Reserved
lbits:1 aks Automatic ACK
lbits:1 ddf Disable Delayed Freeze
lbits:1 ebe Enable Big Endian Mode
lbits:11 reserved1 Reserved
lbits:1 fc2 FCP Class 2 Reassembly Enable
lbits:1 reserved2 Reserved
lbits:1 sdf Save Discarded Frames
lbits:1 rde Response Detect Enable
lbits:1 dam Default ACK Model
lbits:2 reserved3 Reserved
lbits:1 m66 66 MHz Enabled
{}
or tach_config (Offset 184) Tachyon DX2+ Configuration 1
<byte 7408>
ulong value As longword
endunion tach_config (Offset 184) Tachyon DX2+ Configuration 1
<byte 7412>
union tach_control (Offset 188) Tachyon DX2+ Control
<byte 7412>
{field (By field)}
<byte 7412>
lbits:1 gc0 General Purpose Control 0
lbits:1 gc1 General Purpose Control 1
lbits:1 gc2 General Purpose Control 2
lbits:1 gc3 General Purpose Control 3
lbits:1 gc4 General Purpose Control 4
lbits:3 reserved Reserved
lbits:1 feq Freeze ERQ
lbits:1 ffa Freeze FCP Assists
lbits:2 reserved1 Reserved
lbits:1 fis Freeze Inbound FCP Assists When Frame Placed in SFQ
lbits:1 fib Freeze Inbound FCP Assists
lbits:2 reserved2 Reserved
lbits:1 req Resume ERQ
lbits:1 rif Resume Inbound FCP Assists
lbits:1 rof Resume Outbound FCP Assists
lbits:12 reserved3 Reserved
lbits:1 crs Core Reset
{}
or tach_control (Offset 188) Tachyon DX2+ Control
<byte 7412>
ulong value As longword
endunion tach_control (Offset 188) Tachyon DX2+ Control
<byte 7416>
union tach_status (Offset 18C) Tachyon DX2+ Status
<byte 7416>
{field (By field)}
<byte 7416>
lbits:1 gp0 General Purpose I/O 0
lbits:1 gp1 General Purpose I/O 1
lbits:1 gp2 General Purpose I/O 2
lbits:1 gp3 General Purpose I/O 3
lbits:1 gp4 General Purpose Input 4
lbits:5 reserved Reserved
lbits:1 ipe Inbound Parity Error
lbits:1 ope Outbound Parity Error
lbits:4 reserved1 Reserved
lbits:1 eqf ERQ Frozen
lbits:1 iff Inbound FCP Assists Frozen
lbits:1 off Outbound FCP Assists Frozen
lbits:4 reserved2 Reserved
lbits:1 ifce Inbound FIFO CRC Error
lbits:1 ofce Outbound FIFO CRC Error
lbits:1 m66 66 Mhz Enabled
lbits:1 ile Inbound Link Control FIFO Empty
lbits:1 ole Outbound Link Control List Empty
lbits:1 ife Inbound FIFO Empty
lbits:1 ofe Outbound FIFO Empty
lbits:1 imf IMQ Full
lbits:1 ssf SFQ Full
{}
or tach_status (Offset 18C) Tachyon DX2+ Status
<byte 7416>
ulong value As longword
endunion tach_status (Offset 18C) Tachyon DX2+ Status
<byte 7420>
{rsvd7 ((Offset 190) Reserved)}
<byte 7420>
ulong value 
{}
<byte 7424>
union hi_pri_send1 (Offset 194) High Priority Send 1 (write only)
<byte 7424>
{field (By field)}
<byte 7424>
lbits:12 length Frame Length
lbits:7 reserved Reserved
lbits:12 upper_addr Frame Upper Address
lbits:1 reserved1 Reserved
{}
or hi_pri_send1 (Offset 194) High Priority Send 1 (write only)
<byte 7424>
ulong value As longword
endunion hi_pri_send1 (Offset 194) High Priority Send 1 (write only)
<byte 7428>
union hi_pri_send2 (Offset 198) High Priority Send 2 (write only)
<byte 7428>
{field (By field)}
<byte 7428>
lbits:12 length Frame Length
lbits:7 reserved Reserved
lbits:12 upper_addr Frame Upper Address
lbits:1 reserved1 Reserved
{}
or hi_pri_send2 (Offset 198) High Priority Send 2 (write only)
<byte 7428>
ulong value As longword
endunion hi_pri_send2 (Offset 198) High Priority Send 2 (write only)
<byte 7432>
union inbound_rstat1 (Offset 19C) Inbound Resource Status 1
<byte 7432>
{field (By field)}
<byte 7432>
lbits:24 reserved Reserved
lbits:8 sest_lru_count SEST LRU Count
{}
or inbound_rstat1 (Offset 19C) Inbound Resource Status 1
<byte 7432>
ulong value As longword
endunion inbound_rstat1 (Offset 19C) Inbound Resource Status 1
<byte 7436>
union inbound_rstat2 (Offset 1A0) Inbound Resource Status 2
<byte 7436>
{field (By field)}
<byte 7436>
lbits:8 discd_frames Discarded Frame Count
lbits:24 reserved Reserved
{}
or inbound_rstat2 (Offset 1A0) Inbound Resource Status 2
<byte 7436>
ulong value As longword
endunion inbound_rstat2 (Offset 1A0) Inbound Resource Status 2
<byte 7440>
union ee_cr_z_tmr_thr (Offset 1A4) EE_Credit Zero Timer Threshold (write only)
<byte 7440>
{field (By field)}
<byte 7440>
lbits:28 threshold EE_Credit Zero Timer Threshold
lbits:4 reserved Reserved
{}
or ee_cr_z_tmr_thr (Offset 1A4) EE_Credit Zero Timer Threshold (write only)
<byte 7440>
ulong value As longword
endunion ee_cr_z_tmr_thr (Offset 1A4) EE_Credit Zero Timer Threshold (write only)
<byte 7444>
union up_data_addr (Offset 1A8) Upper Data Address (write only)
<byte 7444>
{field (By field)}
<byte 7444>
lbits:12 reserved Reserved
lbits:1 upper_addr1 Upper Data Address--44 bit data space
lbits:19 upper_addr Upper Data Address
{}
or up_data_addr (Offset 1A8) Upper Data Address (write only)
<byte 7444>
ulong value As longword
endunion up_data_addr (Offset 1A8) Upper Data Address (write only)
<byte 7448>
union up_ctrl_addr (Offset 1AC) Upper Control Address (write only)
<byte 7448>
{field (By field)}
<byte 7448>
lbits:32 upper_addr Upper Control Address
{}
or up_ctrl_addr (Offset 1AC) Upper Control Address (write only)
<byte 7448>
ulong value As longword
endunion up_ctrl_addr (Offset 1AC) Upper Control Address (write only)
<byte 7452>
union dyn_half_dup3 (Offset 1B0) Dynamic Half Duplex 3
<byte 7452>
{field (By field)}
<byte 7452>
lbits:1 ef AL_PA 0xEF DHD Login Information
lbits:1 e8 AL_PA 0xE8 DHD Login Information
lbits:1 e4 AL_PA 0xE4 DHD Login Information
lbits:1 e2 AL_PA 0xE2 DHD Login Information
lbits:1 e1 AL_PA 0xE1 DHD Login Information
lbits:1 e0 AL_PA 0xE0 DHD Login Information
lbits:1 dc AL_PA 0xDC DHD Login Information
lbits:1 da AL_PA 0xDA DHD Login Information
lbits:1 d9 AL_PA 0xD9 DHD Login Information
lbits:1 d6 AL_PA 0xD6 DHD Login Information
lbits:1 d5 AL_PA 0xD5 DHD Login Information
lbits:1 d4 AL_PA 0xD4 DHD Login Information
lbits:1 d3 AL_PA 0xD3 DHD Login Information
lbits:1 d2 AL_PA 0xD2 DHD Login Information
lbits:1 d1 AL_PA 0xD1 DHD Login Information
lbits:1 ce AL_PA 0xCE DHD Login Information
lbits:1 cd AL_PA 0xCD DHD Login Information
lbits:1 cc AL_PA 0xCC DHD Login Information
lbits:1 cb AL_PA 0xCB DHD Login Information
lbits:1 ca AL_PA 0xCA DHD Login Information
lbits:1 c9 AL_PA 0xC9 DHD Login Information
lbits:1 c7 AL_PA 0xC7 DHD Login Information
lbits:1 c6 AL_PA 0xC6 DHD Login Information
lbits:1 c5 AL_PA 0xC5 DHD Login Information
lbits:1 c3 AL_PA 0xC3 DHD Login Information
lbits:1 bc AL_PA 0xBC DHD Login Information
lbits:1 ba AL_PA 0xBA DHD Login Information
lbits:1 b9 AL_PA 0xB9 DHD Login Information
lbits:1 b6 AL_PA 0xB6 DHD Login Information
lbits:1 b5 AL_PA 0xB5 DHD Login Information
lbits:1 b4 AL_PA 0xB4 DHD Login Information
lbits:1 b3 AL_PA 0xB3 DHD Login Information
{}
or dyn_half_dup3 (Offset 1B0) Dynamic Half Duplex 3
<byte 7452>
ulong value As longword
endunion dyn_half_dup3 (Offset 1B0) Dynamic Half Duplex 3
<byte 7456>
union dyn_half_dup2 (Offset 1B4) Dynamic Half Duplex 2
<byte 7456>
{field (By field)}
<byte 7456>
lbits:1 alpab2 AL_PA 0xB2 DHD Login Information
lbits:1 alpab1 AL_PA 0xB1 DHD Login Information
lbits:1 alpaae AL_PA 0xAE DHD Login Information
lbits:1 alpaad AL_PA 0xAD DHD Login Information
lbits:1 alpaac AL_PA 0xAC DHD Login Information
lbits:1 alpaab AL_PA 0xAB DHD Login Information
lbits:1 alpaaa AL_PA 0xAA DHD Login Information
lbits:1 alpaa9 AL_PA 0xA9 DHD Login Information
lbits:1 alpaa7 AL_PA 0xA7 DHD Login Information
lbits:1 alpaa6 AL_PA 0xA6 DHD Login Information
lbits:1 alpaa5 AL_PA 0xA5 DHD Login Information
lbits:1 alpaa3 AL_PA 0xA3 DHD Login Information
lbits:1 alpa9f AL_PA 0x9F DHD Login Information
lbits:1 alpa9e AL_PA 0x9E DHD Login Information
lbits:1 alpa9d AL_PA 0x9D DHD Login Information
lbits:1 alpa9b AL_PA 0x9B DHD Login Information
lbits:1 alpa98 AL_PA 0x98 DHD Login Information
lbits:1 alpa97 AL_PA 0x97 DHD Login Information
lbits:1 alpa90 AL_PA 0x90 DHD Login Information
lbits:1 alpa8f AL_PA 0x8F DHD Login Information
lbits:1 alpa88 AL_PA 0x88 DHD Login Information
lbits:1 alpa84 AL_PA 0x84 DHD Login Information
lbits:1 alpa82 AL_PA 0x82 DHD Login Information
lbits:1 alpa81 AL_PA 0x81 DHD Login Information
lbits:1 alpa80 AL_PA 0x80 DHD Login Information
lbits:1 alpa7c AL_PA 0x7C DHD Login Information
lbits:1 alpa7a AL_PA 0x7A DHD Login Information
lbits:1 alpa79 AL_PA 0x79 DHD Login Information
lbits:1 alpa76 AL_PA 0x76 DHD Login Information
lbits:1 alpa75 AL_PA 0x75 DHD Login Information
lbits:1 alpa74 AL_PA 0x74 DHD Login Information
lbits:1 alpa73 AL_PA 0x73 DHD Login Information
{}
or dyn_half_dup2 (Offset 1B4) Dynamic Half Duplex 2
<byte 7456>
ulong value As longword
endunion dyn_half_dup2 (Offset 1B4) Dynamic Half Duplex 2
<byte 7460>
union dyn_half_dup1 (Offset 1B8) Dynamic Half Duplex 1
<byte 7460>
{field (By field)}
<byte 7460>
lbits:1 alpa72 AL_PA 0x72 DHD Login Information
lbits:1 alpa71 AL_PA 0x71 DHD Login Information
lbits:1 alpa6e AL_PA 0x6E DHD Login Information
lbits:1 alpa6d AL_PA 0x6D DHD Login Information
lbits:1 alpa6c AL_PA 0x6C DHD Login Information
lbits:1 alpa6b AL_PA 0x6B DHD Login Information
lbits:1 alpa6a AL_PA 0x6A DHD Login Information
lbits:1 alpa69 AL_PA 0x69 DHD Login Information
lbits:1 alpa67 AL_PA 0x67 DHD Login Information
lbits:1 alpa66 AL_PA 0x66 DHD Login Information
lbits:1 alpa65 AL_PA 0x65 DHD Login Information
lbits:1 alpa63 AL_PA 0x63 DHD Login Information
lbits:1 alpa5c AL_PA 0x5C DHD Login Information
lbits:1 alpa5a AL_PA 0x5A DHD Login Information
lbits:1 alpa59 AL_PA 0x59 DHD Login Information
lbits:1 alpa56 AL_PA 0x56 DHD Login Information
lbits:1 alpa55 AL_PA 0x55 DHD Login Information
lbits:1 alpa54 AL_PA 0x54 DHD Login Information
lbits:1 alpa53 AL_PA 0x53 DHD Login Information
lbits:1 alpa52 AL_PA 0x52 DHD Login Information
lbits:1 alpa51 AL_PA 0x51 DHD Login Information
lbits:1 alpa4e AL_PA 0x4E DHD Login Information
lbits:1 alpa4d AL_PA 0x4D DHD Login Information
lbits:1 alpa4c AL_PA 0x4C DHD Login Information
lbits:1 alpa4b AL_PA 0x4B DHD Login Information
lbits:1 alpa4a AL_PA 0x4A DHD Login Information
lbits:1 alpa49 AL_PA 0x49 DHD Login Information
lbits:1 alpa47 AL_PA 0x47 DHD Login Information
lbits:1 alpa46 AL_PA 0x46 DHD Login Information
lbits:1 alpa45 AL_PA 0x45 DHD Login Information
lbits:1 alpa43 AL_PA 0x43 DHD Login Information
lbits:1 alpa3c AL_PA 0x3C DHD Login Information
{}
or dyn_half_dup1 (Offset 1B8) Dynamic Half Duplex 1
<byte 7460>
ulong value As longword
endunion dyn_half_dup1 (Offset 1B8) Dynamic Half Duplex 1
<byte 7464>
union dyn_half_dup0 (Offset 1BC) Dynamic Half Duplex 0
<byte 7464>
{field (By field)}
<byte 7464>
lbits:1 alpa3a AL_PA 0x3A DHD Login Information
lbits:1 alpa39 AL_PA 0x39 DHD Login Information
lbits:1 alpa36 AL_PA 0x36 DHD Login Information
lbits:1 alpa35 AL_PA 0x35 DHD Login Information
lbits:1 alpa34 AL_PA 0x34 DHD Login Information
lbits:1 alpa33 AL_PA 0x33 DHD Login Information
lbits:1 alpa32 AL_PA 0x32 DHD Login Information
lbits:1 alpa31 AL_PA 0x31 DHD Login Information
lbits:1 alpa2e AL_PA 0x2E DHD Login Information
lbits:1 alpa2d AL_PA 0x2D DHD Login Information
lbits:1 alpa2c AL_PA 0x2C DHD Login Information
lbits:1 alpa2b AL_PA 0x2B DHD Login Information
lbits:1 alpa2a AL_PA 0x2A DHD Login Information
lbits:1 alpa29 AL_PA 0x29 DHD Login Information
lbits:1 alpa27 AL_PA 0x27 DHD Login Information
lbits:1 alpa26 AL_PA 0x26 DHD Login Information
lbits:1 alpa25 AL_PA 0x25 DHD Login Information
lbits:1 alpa23 AL_PA 0x23 DHD Login Information
lbits:1 alpa1f AL_PA 0x1F DHD Login Information
lbits:1 alpa1e AL_PA 0x1E DHD Login Information
lbits:1 alpa1d AL_PA 0x1D DHD Login Information
lbits:1 alpa1b AL_PA 0x1B DHD Login Information
lbits:1 alpa18 AL_PA 0x18 DHD Login Information
lbits:1 alpa17 AL_PA 0x17 DHD Login Information
lbits:1 alpa10 AL_PA 0x10 DHD Login Information
lbits:1 alpa0f AL_PA 0x0F DHD Login Information
lbits:1 alpa08 AL_PA 0x08 DHD Login Information
lbits:1 alpa04 AL_PA 0x04 DHD Login Information
lbits:1 alpa02 AL_PA 0x02 DHD Login Information
lbits:1 alpa01 AL_PA 0x01 DHD Login Information
lbits:1 alpa00 AL_PA 0x00 DHD Login Information
lbits:1 reserved Reserved
{}
or dyn_half_dup0 (Offset 1BC) Dynamic Half Duplex 0
<byte 7464>
ulong value As longword
endunion dyn_half_dup0 (Offset 1BC) Dynamic Half Duplex 0
<byte 7468>
union fm_config1 (Offset 1C0) Frame Manager Configuration 1
<byte 7468>
{field (By field)}
<byte 7468>
lbits:1 bli Bypass Loop Initialization
lbits:1 reserved Reserved
lbits:1 enp Enable N_Port Mode
lbits:1 lr Login Required
lbits:1 inif Initialize as Fabric
lbits:1 rf Respond to Fabric Address
lbits:1 blm Bypass Loop Map
lbits:1 sa Acquire Soft Address
lbits:1 ha Acquire Hard Address
lbits:1 aq Acquire Previously Acquired Address
lbits:1 fa Acquire Fabric Aquired Address
lbits:1 td Timer Disable
lbits:1 sap Skip Arbitration Phase
lbits:1 elb External Loopback/Pad Loopback
lbits:1 ilb Internal loopback
lbits:1 npi Initialize as N_Port
lbits:8 bb_credit BB_Credit
lbits:8 al_pa Desired AL_PA
{}
or fm_config1 (Offset 1C0) Frame Manager Configuration 1
<byte 7468>
ulong value As longword
endunion fm_config1 (Offset 1C0) Frame Manager Configuration 1
<byte 7472>
union fm_control (Offset 1C4) Frame Manager Control
<byte 7472>
{field (By field)}
<byte 7472>
lbits:3 cmd State Machine Command
lbits:1 cl Close Loop Request
lbits:1 reserved Reserved
lbits:1 sp Send Prim_Reg
lbits:1 sq Primitive Sequence
lbits:25 reserved1 Reserved
{}
or fm_control (Offset 1C4) Frame Manager Control
<byte 7472>
ulong value As longword
endunion fm_control (Offset 1C4) Frame Manager Control
<byte 7476>
union fm_status (Offset 1C8) Frame Manager Status
<byte 7476>
{field (By field)}
<byte 7476>
lbits:4 psm Port State Machine
lbits:4 lsm Loop State Machine
lbits:1 ldn Link Down
lbits:1 lup Link Up
lbits:1 es Elastic Store Error
lbits:1 ce Credit Error
lbits:1 lf Link Failure
lbits:1 lg Login Required
lbits:1 ptx Primitive Transmitted
lbits:1 prx Primitive Received
lbits:1 ba Bad AL_PA
lbits:1 lpf LIPf
lbits:1 sto State Time-out
lbits:1 ols OLS/NOS Received
lbits:1 lpb Loop Port Bypass (LPB) Primitive Sequence Received
lbits:1 lpe Loop Port Enable (LPE) Primitive Sequence Received
lbits:1 drs Directed LIP Sequence Received
lbits:1 reserved Reserved
lbits:1 ls Loss of Signal
lbits:1 os Out of Synchronization
lbits:1 flt Link Fault
lbits:1 reserved1 Reserved
lbits:1 byp Node Bypassed
lbits:1 np Non-Participating
lbits:1 tp Transmit Parity Error
lbits:1 lp Loop
{}
or fm_status (Offset 1C8) Frame Manager Status
<byte 7476>
ulong value As longword
endunion fm_status (Offset 1C8) Frame Manager Status
<byte 7480>
union fm_to_values1 (Offset 1CC) Frame Manager Time-Out Values 1
<byte 7480>
{field (By field)}
<byte 7480>
lbits:16 ed_tov Error Detect Time-Out
lbits:9 rt_tov Receiver Transmitter Time-Out
lbits:7 reserved Reserved
{}
or fm_to_values1 (Offset 1CC) Frame Manager Time-Out Values 1
<byte 7480>
ulong value As longword
endunion fm_to_values1 (Offset 1CC) Frame Manager Time-Out Values 1
<byte 7484>
union fm_link_stat1 (Offset 1D0) Frame Manager Link Status 1
<byte 7484>
{field (By field)}
<byte 7484>
lbits:8 link_fail Link Fail Count
lbits:8 loss_of_sync Loss of Synchronization Count
lbits:8 bad_rx_char Bad Received Character Count
lbits:8 loss_of_signal Loss of Signal Count
{}
or fm_link_stat1 (Offset 1D0) Frame Manager Link Status 1
<byte 7484>
ulong value As longword
endunion fm_link_stat1 (Offset 1D0) Frame Manager Link Status 1
<byte 7488>
union fm_link_stat2 (Offset 1D4) Frame Manager Link Status 2
<byte 7488>
{field (By field)}
<byte 7488>
lbits:8 proto_er Protocol Error Count
lbits:8 bad_crc Bad CRC Count
lbits:8 dis_frm Discarded Frames
lbits:8 rx_eofa Received EOFa
{}
or fm_link_stat2 (Offset 1D4) Frame Manager Link Status 2
<byte 7488>
ulong value As longword
endunion fm_link_stat2 (Offset 1D4) Frame Manager Link Status 2
<byte 7492>
union fm_to_values2 (Offset 1D8) Frame Manager Time-Out Values 2
<byte 7492>
{field (By field)}
<byte 7492>
lbits:9 al_time Arbitrated Loop Time-Out
lbits:7 reserved Reserved
lbits:16 lp_tov Loop Time-Out
{}
or fm_to_values2 (Offset 1D8) Frame Manager Time-Out Values 2
<byte 7492>
ulong value As longword
endunion fm_to_values2 (Offset 1D8) Frame Manager Time-Out Values 2
<byte 7496>
union fm_bb0_timer (Offset 1DC) Frame Manager BB_Credit Zero Timer
<byte 7496>
{field (By field)}
<byte 7496>
lbits:24 bb0_timer BB_Credit Timer
lbits:8 reserved Reserved
{}
or fm_bb0_timer (Offset 1DC) Frame Manager BB_Credit Zero Timer
<byte 7496>
ulong value As longword
endunion fm_bb0_timer (Offset 1DC) Frame Manager BB_Credit Zero Timer
<byte 7500>
union fm_wwn_hi (Offset 1E0) Frame Manager World Wide Name High
<byte 7500>
{field (By field)}
<byte 7500>
lbits:32 wwn World Wide Name
{}
or fm_wwn_hi (Offset 1E0) Frame Manager World Wide Name High
<byte 7500>
ulong value As longword
endunion fm_wwn_hi (Offset 1E0) Frame Manager World Wide Name High
<byte 7504>
union fm_wwn_lo (Offset 1E4) Frame Manager World Wide Name Low
<byte 7504>
{field (By field)}
<byte 7504>
lbits:32 wwn World Wide Name
{}
or fm_wwn_lo (Offset 1E4) Frame Manager World Wide Name Low
<byte 7504>
ulong value As longword
endunion fm_wwn_lo (Offset 1E4) Frame Manager World Wide Name Low
<byte 7508>
union fm_rcvd_al_pa (Offset 1E8) Frame Manager Received AL_PA
<byte 7508>
{field (By field)}
<byte 7508>
lbits:8 lipf_alpa AL_PA of Most Recent LIPf Received
lbits:8 bad_alpa AL_PA of Most Recent OPN Sent and Returned Without Being Accepted
lbits:8 acq_alpa AL_PA Acquired During Loop Initialization
lbits:8 reserved Reserved
{}
or fm_rcvd_al_pa (Offset 1E8) Frame Manager Received AL_PA
<byte 7508>
ulong value As longword
endunion fm_rcvd_al_pa (Offset 1E8) Frame Manager Received AL_PA
<byte 7512>
union fm_primitive (Offset 1EC) Frame Manager Primitive
<byte 7512>
{field (By field)}
<byte 7512>
lbits:24 prim_value Primitive to be Sent
lbits:8 reserved Reserved
{}
or fm_primitive (Offset 1EC) Frame Manager Primitive
<byte 7512>
ulong value As longword
endunion fm_primitive (Offset 1EC) Frame Manager Primitive
<byte 7516>
union fm_link_stat3 (Offset 1F0) Frame Manager Link Status 3
<byte 7516>
{field (By field)}
<byte 7516>
lbits:8 exp_frm Expired Frames
lbits:24 reserved Reserved
{}
or fm_link_stat3 (Offset 1F0) Frame Manager Link Status 3
<byte 7516>
ulong value As longword
endunion fm_link_stat3 (Offset 1F0) Frame Manager Link Status 3
<byte 7520>
union fm_config2 (Offset 1F4) Frame Manager Configuration 2
<byte 7520>
{field (By field)}
<byte 7520>
lbits:1 dac Disable Auto Close
lbits:2 nbc Non-zero Login BB_Credit
lbits:1 eei Enable ERR_INIT
lbits:1 icb Ignore Close Bit
lbits:2 atv Arbitration Threshold Value
lbits:1 gde Garbage Deletion Enable
lbits:8 laa Lowest Allowable AL_PA
lbits:5 reserved Reserved
lbits:1 dao Disable 2xAL_TIME Timeout on Open
lbits:3 reserved1 Reserved
lbits:1 prm Promiscuous Mode
lbits:1 wpe Wait For Port Enable
lbits:1 fmh Force Monitor State With Hard Address
lbits:1 fmn Force Monitor Non-participating State
lbits:1 dlm Disable Loop Master
lbits:1 dsa Disable Soft Address Selection
lbits:1 ilp Ignore LPB/LPE Primitive Sequences
{}
or fm_config2 (Offset 1F4) Frame Manager Configuration 2
<byte 7520>
ulong value As longword
endunion fm_config2 (Offset 1F4) Frame Manager Configuration 2
<byte 7524>
union pci_reg_1F8 (Offset 1F8) PCI MCTR/ROMCTR/RESERVED
<byte 7524>
{field (By field)}
<byte 7524>
{pci_rsvd1F8 ((Offset 1F8) Reserved)}
<byte 7524>
utiny value 
{}
<byte 7525>
{pci_rsvd1F9 ((Offset 1F9) Reserved)}
<byte 7525>
utiny value 
{}
<byte 7526>
union romctr (Offset 1FA) PCI ROM Control
<byte 7526>
{field (By field)}
<byte 7526>
tbits:1 vpp_en ROM VPP Enable
tbits:1 fla Flash Installed (read only)
tbits:1 rom ROM Installed (read only)
tbits:5 reserved Reserved
{}
or romctr (Offset 1FA) PCI ROM Control
<byte 7526>
utiny value As byte
endunion romctr (Offset 1FA) PCI ROM Control
<byte 7527>
union mctr (Offset 1FB) PCI Master Control
<byte 7527>
{field (By field)}
<byte 7527>
tbits:2 reserved1 Reserved
tbits:1 p64 PCI Present and Active
tbits:4 reserved Reserved
tbits:1 dlt Disable Latency Timer
{}
or mctr (Offset 1FB) PCI Master Control
<byte 7527>
utiny value As byte
endunion mctr (Offset 1FB) PCI Master Control
{}
or pci_reg_1F8 (Offset 1F8) PCI MCTR/ROMCTR/RESERVED
<byte 7524>
ulong value As longword
endunion pci_reg_1F8 (Offset 1F8) PCI MCTR/ROMCTR/RESERVED
<byte 7528>
union pci_reg_1FC (Offset 1FC) INTSTAT/INTEN/INTPEND/SOFTRST
<byte 7528>
{field (By field)}
<byte 7528>
union softrst (Offset 1FC) PCI Interface Reset Control
<byte 7528>
{field (By field)}
<byte 7528>
tbits:1 rst PCI Interface Soft Reset
tbits:7 reserved Reserved
{}
or softrst (Offset 1FC) PCI Interface Reset Control
<byte 7528>
utiny value As byte
endunion softrst (Offset 1FC) PCI Interface Reset Control
<byte 7529>
union intpend (Offset 1FD) PCI Interrupt Pending
<byte 7529>
{field (By field)}
<byte 7529>
tbits:1 per PCI Error Detected Interrupt
tbits:1 der Device Error Detected Interrupt
tbits:1 fint Function Interrupt
tbits:2 reserved1 Reserved
tbits:1 ube Unsupported Byte Enables
tbits:2 reserved Reserved
{}
or intpend (Offset 1FD) PCI Interrupt Pending
<byte 7529>
utiny value As byte
endunion intpend (Offset 1FD) PCI Interrupt Pending
<byte 7530>
union inten (Offset 1FE) PCI Interrupt Enable
<byte 7530>
{field (By field)}
<byte 7530>
tbits:1 per PCI Error Detected Interrupt
tbits:1 der Device Error Detected Interrupt
tbits:1 fint Function Interrupt
tbits:2 reserved1 Reserved
tbits:1 ube Unsupported Byte Enables
tbits:2 reserved Reserved
{}
or inten (Offset 1FE) PCI Interrupt Enable
<byte 7530>
utiny value As byte
endunion inten (Offset 1FE) PCI Interrupt Enable
<byte 7531>
union intstat (Offset 1FF) PCI Interrupt Status
<byte 7531>
{field (By field)}
<byte 7531>
tbits:1 per PCI Error Detected Interrupt
tbits:1 der Device Error Detected Interrupt
tbits:1 fint Function Interrupt
tbits:2 reserved1 Reserved
tbits:1 ube Unsupported Byte Enables
tbits:2 reserved Reserved
{}
or intstat (Offset 1FF) PCI Interrupt Status
<byte 7531>
utiny value As byte
endunion intstat (Offset 1FF) PCI Interrupt Status
{}
or pci_reg_1FC (Offset 1FC) INTSTAT/INTEN/INTPEND/SOFTRST
<byte 7528>
ulong value As longword
endunion pci_reg_1FC (Offset 1FC) INTSTAT/INTEN/INTPEND/SOFTRST
{}
endunion csr[1] Tachyon DX2+ CSR Registers
<byte 7532>
union csr[2] Tachyon DX2+ CSR Registers
<byte 7532>
ulong[128] csra Tachyon DX2+ CSR Registers As Longwords
or csr[2] Tachyon DX2+ CSR Registers
<byte 7532>
{csr (Tachyon DX2+ CSR Registers By Field)}
<byte 7532>
union erq_base (Offset 000) ERQ Base (write only)
<byte 7532>
{field (By field)}
<byte 7532>
lbits:32 address ERQ Base Address
{}
or erq_base (Offset 000) ERQ Base (write only)
<byte 7532>
ulong value As longword
endunion erq_base (Offset 000) ERQ Base (write only)
<byte 7536>
union erq_len (Offset 004) ERQ Length (write only)
<byte 7536>
{field (By field)}
<byte 7536>
lbits:12 length ERQ Length
lbits:20 reserved Reserved
{}
or erq_len (Offset 004) ERQ Length (write only)
<byte 7536>
ulong value As longword
endunion erq_len (Offset 004) ERQ Length (write only)
<byte 7540>
union erq_prod (Offset 008) ERQ Producer Index
<byte 7540>
{field (By field)}
<byte 7540>
lbits:12 index ERQ Producer Index
lbits:20 reserved Reserved
{}
or erq_prod (Offset 008) ERQ Producer Index
<byte 7540>
ulong value As longword
endunion erq_prod (Offset 008) ERQ Producer Index
<byte 7544>
union erq_cons_adr (Offset 00C) ERQ Consumer Index Address (write only)
<byte 7544>
{field (By field)}
<byte 7544>
lbits:32 address ERQ Consumer Index Address
{}
or erq_cons_adr (Offset 00C) ERQ Consumer Index Address (write only)
<byte 7544>
ulong value As longword
endunion erq_cons_adr (Offset 00C) ERQ Consumer Index Address (write only)
<byte 7548>
union erq_cons (Offset 010) ERQ Consumer Index
<byte 7548>
{field (By field)}
<byte 7548>
lbits:12 index ERQ Consumer Index
lbits:20 reserved Reserved
{}
or erq_cons (Offset 010) ERQ Consumer Index
<byte 7548>
ulong value As longword
endunion erq_cons (Offset 010) ERQ Consumer Index
<byte 7552>
{rsvd1[0] ((Offset 014-04F) Reserved)}
<byte 7552>
ulong value 
{}
<byte 7556>
{rsvd1[1] ((Offset 014-04F) Reserved)}
<byte 7556>
ulong value 
{}
<byte 7560>
{rsvd1[2] ((Offset 014-04F) Reserved)}
<byte 7560>
ulong value 
{}
<byte 7564>
{rsvd1[3] ((Offset 014-04F) Reserved)}
<byte 7564>
ulong value 
{}
<byte 7568>
{rsvd1[4] ((Offset 014-04F) Reserved)}
<byte 7568>
ulong value 
{}
<byte 7572>
{rsvd1[5] ((Offset 014-04F) Reserved)}
<byte 7572>
ulong value 
{}
<byte 7576>
{rsvd1[6] ((Offset 014-04F) Reserved)}
<byte 7576>
ulong value 
{}
<byte 7580>
{rsvd1[7] ((Offset 014-04F) Reserved)}
<byte 7580>
ulong value 
{}
<byte 7584>
{rsvd1[8] ((Offset 014-04F) Reserved)}
<byte 7584>
ulong value 
{}
<byte 7588>
{rsvd1[9] ((Offset 014-04F) Reserved)}
<byte 7588>
ulong value 
{}
<byte 7592>
{rsvd1[10] ((Offset 014-04F) Reserved)}
<byte 7592>
ulong value 
{}
<byte 7596>
{rsvd1[11] ((Offset 014-04F) Reserved)}
<byte 7596>
ulong value 
{}
<byte 7600>
{rsvd1[12] ((Offset 014-04F) Reserved)}
<byte 7600>
ulong value 
{}
<byte 7604>
{rsvd1[13] ((Offset 014-04F) Reserved)}
<byte 7604>
ulong value 
{}
<byte 7608>
{rsvd1[14] ((Offset 014-04F) Reserved)}
<byte 7608>
ulong value 
{}
<byte 7612>
union sfq_base (Offset 050) SFQ Base (write only)
<byte 7612>
{field (By field)}
<byte 7612>
lbits:32 address SFQ Base Address
{}
or sfq_base (Offset 050) SFQ Base (write only)
<byte 7612>
ulong value As longword
endunion sfq_base (Offset 050) SFQ Base (write only)
<byte 7616>
union sfq_len (Offset 054) SFQ Length (write only)
<byte 7616>
{field (By field)}
<byte 7616>
lbits:12 length SFQ Length
lbits:20 reserved Reserved
{}
or sfq_len (Offset 054) SFQ Length (write only)
<byte 7616>
ulong value As longword
endunion sfq_len (Offset 054) SFQ Length (write only)
<byte 7620>
union sfq_cons (Offset 058) SFQ Consumer Index
<byte 7620>
{field (By field)}
<byte 7620>
lbits:12 index SFQ Consumer Index
lbits:20 reserved Reserved
{}
or sfq_cons (Offset 058) SFQ Consumer Index
<byte 7620>
ulong value As longword
endunion sfq_cons (Offset 058) SFQ Consumer Index
<byte 7624>
{rsvd2[0] ((Offset 05C-07B) Reserved)}
<byte 7624>
ulong value 
{}
<byte 7628>
{rsvd2[1] ((Offset 05C-07B) Reserved)}
<byte 7628>
ulong value 
{}
<byte 7632>
{rsvd2[2] ((Offset 05C-07B) Reserved)}
<byte 7632>
ulong value 
{}
<byte 7636>
{rsvd2[3] ((Offset 05C-07B) Reserved)}
<byte 7636>
ulong value 
{}
<byte 7640>
{rsvd2[4] ((Offset 05C-07B) Reserved)}
<byte 7640>
ulong value 
{}
<byte 7644>
{rsvd2[5] ((Offset 05C-07B) Reserved)}
<byte 7644>
ulong value 
{}
<byte 7648>
{rsvd2[6] ((Offset 05C-07B) Reserved)}
<byte 7648>
ulong value 
{}
<byte 7652>
{rsvd2[7] ((Offset 05C-07B) Reserved)}
<byte 7652>
ulong value 
{}
<byte 7656>
union int_delay_timer (Offset 07C) Interrupt Delay Timer (write only)
<byte 7656>
{field (By field)}
<byte 7656>
lbits:4 timer Interrupt Timer Value
lbits:3 reserved Reserved
lbits:1 ihf Interrupt when IMQ Half Full
lbits:24 reserved1 Reserved
{}
or int_delay_timer (Offset 07C) Interrupt Delay Timer (write only)
<byte 7656>
ulong value As longword
endunion int_delay_timer (Offset 07C) Interrupt Delay Timer (write only)
<byte 7660>
union imq_base (Offset 080) IMQ Base (write only)
<byte 7660>
{field (By field)}
<byte 7660>
lbits:32 address IMQ Base Address
{}
or imq_base (Offset 080) IMQ Base (write only)
<byte 7660>
ulong value As longword
endunion imq_base (Offset 080) IMQ Base (write only)
<byte 7664>
union imq_len (Offset 084) IMQ Length (write only)
<byte 7664>
{field (By field)}
<byte 7664>
lbits:12 length IMQ Length
lbits:20 reserved Reserved
{}
or imq_len (Offset 084) IMQ Length (write only)
<byte 7664>
ulong value As longword
endunion imq_len (Offset 084) IMQ Length (write only)
<byte 7668>
union imq_cons (Offset 088) IMQ Consumer Index
<byte 7668>
{field (By field)}
<byte 7668>
lbits:12 index IMQ Consumer Index
lbits:20 reserved Reserved
{}
or imq_cons (Offset 088) IMQ Consumer Index
<byte 7668>
ulong value As longword
endunion imq_cons (Offset 088) IMQ Consumer Index
<byte 7672>
union imq_prod_adr (Offset 08C) IMQ Producer Index Address (write only)
<byte 7672>
{field (By field)}
<byte 7672>
lbits:32 address IMQ Producer Index Address
{}
or imq_prod_adr (Offset 08C) IMQ Producer Index Address (write only)
<byte 7672>
ulong value As longword
endunion imq_prod_adr (Offset 08C) IMQ Producer Index Address (write only)
<byte 7676>
{rsvd3[0] ((Offset 090-0FC) Reserved)}
<byte 7676>
ulong value 
{}
<byte 7680>
{rsvd3[1] ((Offset 090-0FC) Reserved)}
<byte 7680>
ulong value 
{}
<byte 7684>
{rsvd3[2] ((Offset 090-0FC) Reserved)}
<byte 7684>
ulong value 
{}
<byte 7688>
{rsvd3[3] ((Offset 090-0FC) Reserved)}
<byte 7688>
ulong value 
{}
<byte 7692>
{rsvd3[4] ((Offset 090-0FC) Reserved)}
<byte 7692>
ulong value 
{}
<byte 7696>
{rsvd3[5] ((Offset 090-0FC) Reserved)}
<byte 7696>
ulong value 
{}
<byte 7700>
{rsvd3[6] ((Offset 090-0FC) Reserved)}
<byte 7700>
ulong value 
{}
<byte 7704>
{rsvd3[7] ((Offset 090-0FC) Reserved)}
<byte 7704>
ulong value 
{}
<byte 7708>
{rsvd3[8] ((Offset 090-0FC) Reserved)}
<byte 7708>
ulong value 
{}
<byte 7712>
{rsvd3[9] ((Offset 090-0FC) Reserved)}
<byte 7712>
ulong value 
{}
<byte 7716>
{rsvd3[10] ((Offset 090-0FC) Reserved)}
<byte 7716>
ulong value 
{}
<byte 7720>
{rsvd3[11] ((Offset 090-0FC) Reserved)}
<byte 7720>
ulong value 
{}
<byte 7724>
{rsvd3[12] ((Offset 090-0FC) Reserved)}
<byte 7724>
ulong value 
{}
<byte 7728>
{rsvd3[13] ((Offset 090-0FC) Reserved)}
<byte 7728>
ulong value 
{}
<byte 7732>
{rsvd3[14] ((Offset 090-0FC) Reserved)}
<byte 7732>
ulong value 
{}
<byte 7736>
{rsvd3[15] ((Offset 090-0FC) Reserved)}
<byte 7736>
ulong value 
{}
<byte 7740>
{rsvd3[16] ((Offset 090-0FC) Reserved)}
<byte 7740>
ulong value 
{}
<byte 7744>
{rsvd3[17] ((Offset 090-0FC) Reserved)}
<byte 7744>
ulong value 
{}
<byte 7748>
{rsvd3[18] ((Offset 090-0FC) Reserved)}
<byte 7748>
ulong value 
{}
<byte 7752>
{rsvd3[19] ((Offset 090-0FC) Reserved)}
<byte 7752>
ulong value 
{}
<byte 7756>
{rsvd3[20] ((Offset 090-0FC) Reserved)}
<byte 7756>
ulong value 
{}
<byte 7760>
{rsvd3[21] ((Offset 090-0FC) Reserved)}
<byte 7760>
ulong value 
{}
<byte 7764>
{rsvd3[22] ((Offset 090-0FC) Reserved)}
<byte 7764>
ulong value 
{}
<byte 7768>
{rsvd3[23] ((Offset 090-0FC) Reserved)}
<byte 7768>
ulong value 
{}
<byte 7772>
{rsvd3[24] ((Offset 090-0FC) Reserved)}
<byte 7772>
ulong value 
{}
<byte 7776>
{rsvd3[25] ((Offset 090-0FC) Reserved)}
<byte 7776>
ulong value 
{}
<byte 7780>
{rsvd3[26] ((Offset 090-0FC) Reserved)}
<byte 7780>
ulong value 
{}
<byte 7784>
{rsvd3[27] ((Offset 090-0FC) Reserved)}
<byte 7784>
ulong value 
{}
<byte 7788>
union fm_config3 (Offset 100) Frame Manager Configuration 3
<byte 7788>
{field (By field)}
<byte 7788>
lbits:6 bec Termination Receive
lbits:3 reserved4 Reserved
lbits:1 xrb Wrapback
lbits:2 reserved Reserved
lbits:3 xem Output pre-emphasis
lbits:4 reserved1 Reserved
lbits:1 mustbe1 Must be 1
lbits:1 stb Start BERT
lbits:1 enb Enable BERT
lbits:2 sdm Signal differential mode
lbits:2 rxs Receiver Speed
lbits:2 txs Transmitter Speed
lbits:1 reserved3 Reserved
lbits:1 xlr Force iTR to lock reference clock
lbits:1 reserved0 Reserved
lbits:1 xcv Type of Transceiver
{}
or fm_config3 (Offset 100) Frame Manager Configuration 3
<byte 7788>
ulong value As longword
endunion fm_config3 (Offset 100) Frame Manager Configuration 3
<byte 7792>
union fm_statuss (Offset 104) Frame Manager Status Shadow (read only)
<byte 7792>
{field (By field)}
<byte 7792>
lbits:4 psm Port State Machine
lbits:4 lsm Loop State Machine
lbits:1 ldn Link Down
lbits:1 lup Link Up
lbits:1 es Elastic Store Error
lbits:1 ce Credit Error
lbits:1 lf Link Failure
lbits:1 lg Login Required
lbits:1 ptx Primitive Transmitted
lbits:1 prx Primitive Received
lbits:1 ba Bad AL_PA
lbits:1 lpf LIPf
lbits:1 sto State Time-out
lbits:1 ols OLS/NOS Received
lbits:1 lpb Loop Port Bypass (LPB) Primitive Sequence Received
lbits:1 lpe Loop Port Enable (LPE) Primitive Sequence Received
lbits:1 drs Directed LIP Sequence Received
lbits:1 reserved Reserved
lbits:1 ls Loss of Signal
lbits:1 os Out of Synchronization
lbits:1 flt Link Fault
lbits:1 reserved1 Reserved
lbits:1 byp Node Bypassed
lbits:1 np Non-Participating
lbits:1 tp Transmit Parity Error
lbits:1 lp Loop
{}
or fm_statuss (Offset 104) Frame Manager Status Shadow (read only)
<byte 7792>
ulong value As longword
endunion fm_statuss (Offset 104) Frame Manager Status Shadow (read only)
<byte 7796>
{rsvd3a[0] ((Offset 108-10f) Reserved)}
<byte 7796>
ulong value 
{}
<byte 7800>
{rsvd3a[1] ((Offset 108-10f) Reserved)}
<byte 7800>
ulong value 
{}
<byte 7804>
union sfp_cmd_status (Offset 110) SFP command and status
<byte 7804>
{field (No description available)}
<byte 7804>
lbits:1 gna Generate NACK
lbits:1 rts Reset Slave
lbits:1 wrc Write command
lbits:1 rdc Read command
lbits:1 gst Generate Stop
lbits:1 sta Generate Start
lbits:2 reserved1 Reserved
lbits:1 rna Received NACK
lbits:1 sby SFP Busy
lbits:1 tip Transfer in progress
lbits:9 reserved Reserved
lbits:12 lp Clock Divisor
{}
or sfp_cmd_status (Offset 110) SFP command and status
<byte 7804>
ulong value 
endunion sfp_cmd_status (Offset 110) SFP command and status
<byte 7808>
union sfp_data (Offset 114) SFP data
<byte 7808>
{field (By field)}
<byte 7808>
lbits:8 sfpd SFPD Transmit
lbits:24 reserved Reserved
{}
or sfp_data (Offset 114) SFP data
<byte 7808>
ulong value As longword
endunion sfp_data (Offset 114) SFP data
<byte 7812>
union fm_config4 (Offset 118) Frame Manager Configuration 4
<byte 7812>
{field (By field)}
<byte 7812>
lbits:1 tbe Transmit Link BIST error
lbits:1 tlr Transmit Link BIST reset
lbits:1 tle Transmit Link BIST enable
lbits:1 rbe Receive Link BIST error
lbits:1 rll Receive Link BIST loop-back
lbits:1 rlr Receive Link BIST reset
lbits:1 rle Receive Link BIST enable
lbits:7 reserved3 Reserved
lbits:1 ipl ITR PPL Lock
lbits:1 reserved2 Reserved
lbits:1 dtf Disable transceiver LOS filter
lbits:1 dtl Disable transceiver LOS
lbits:1 dsr Disable iTR RXLOS
lbits:1 ttd Transceiver Tx Disable
lbits:2 reserved1 Reserved
lbits:1 rfl Receive ast Lock Disable
lbits:9 reserved Reserved
{}
or fm_config4 (Offset 118) Frame Manager Configuration 4
<byte 7812>
ulong value As longword
endunion fm_config4 (Offset 118) Frame Manager Configuration 4
<byte 7816>
union fm_config5 (Offset 11C) Frame Manager Configuration 5
<byte 7816>
{field (By field)}
<byte 7816>
lbits:32 reserved Reserved
{}
or fm_config5 (Offset 11C) Frame Manager Configuration 5
<byte 7816>
ulong value As longword
endunion fm_config5 (Offset 11C) Frame Manager Configuration 5
<byte 7820>
{rsvd3b[0] ((Offset 120-13F) Reserved)}
<byte 7820>
ulong value 
{}
<byte 7824>
{rsvd3b[1] ((Offset 120-13F) Reserved)}
<byte 7824>
ulong value 
{}
<byte 7828>
{rsvd3b[2] ((Offset 120-13F) Reserved)}
<byte 7828>
ulong value 
{}
<byte 7832>
{rsvd3b[3] ((Offset 120-13F) Reserved)}
<byte 7832>
ulong value 
{}
<byte 7836>
{rsvd3b[4] ((Offset 120-13F) Reserved)}
<byte 7836>
ulong value 
{}
<byte 7840>
{rsvd3b[5] ((Offset 120-13F) Reserved)}
<byte 7840>
ulong value 
{}
<byte 7844>
{rsvd3b[6] ((Offset 120-13F) Reserved)}
<byte 7844>
ulong value 
{}
<byte 7848>
{rsvd3b[7] ((Offset 120-13F) Reserved)}
<byte 7848>
ulong value 
{}
<byte 7852>
union sest_base (Offset 140) SEST Base (write only)
<byte 7852>
{field (By field)}
<byte 7852>
lbits:32 address SEST Base Address
{}
or sest_base (Offset 140) SEST Base (write only)
<byte 7852>
ulong value As longword
endunion sest_base (Offset 140) SEST Base (write only)
<byte 7856>
union sest_len (Offset 144) SEST Length (write only)
<byte 7856>
{field (By field)}
<byte 7856>
lbits:16 length SEST Length
lbits:16 reserved Reserved
{}
or sest_len (Offset 144) SEST Length (write only)
<byte 7856>
ulong value As longword
endunion sest_len (Offset 144) SEST Length (write only)
<byte 7860>
{rsvd4 ((Offset 148) Reserved)}
<byte 7860>
ulong value 
{}
<byte 7864>
union scsi_link_lst (Offset 14C) SCSI Linked List Head and Tail
<byte 7864>
{field (By field)}
<byte 7864>
lbits:16 tail Tail
lbits:16 head Head
{}
or scsi_link_lst (Offset 14C) SCSI Linked List Head and Tail
<byte 7864>
ulong value As longword
endunion scsi_link_lst (Offset 14C) SCSI Linked List Head and Tail
<byte 7868>
union prog_addr (Offset 150) Programmable Address register
<byte 7868>
{field (By field)}
<byte 7868>
lbits:20 ra ROM/RAM address
lbits:11 reserved Reserved
lbits:1 inc Increment
{}
or prog_addr (Offset 150) Programmable Address register
<byte 7868>
ulong value As longword
endunion prog_addr (Offset 150) Programmable Address register
<byte 7872>
union prog_data (Offset 154) programmable data register
<byte 7872>
{field (By field)}
<byte 7872>
lbits:32 pdr Programmable data
{}
or prog_data (Offset 154) programmable data register
<byte 7872>
ulong value As longword
endunion prog_data (Offset 154) programmable data register
<byte 7876>
{rsvd5[0] ((Offset 158-15F) Reserved)}
<byte 7876>
ulong value 
{}
<byte 7880>
{rsvd5[1] ((Offset 158-15F) Reserved)}
<byte 7880>
ulong value 
{}
<byte 7884>
union int_mess_adr (Offset 160) Interrupt Message Address (write only)
<byte 7884>
{field (By field)}
<byte 7884>
lbits:32 address Interrupt Message Address
{}
or int_mess_adr (Offset 160) Interrupt Message Address (write only)
<byte 7884>
ulong value As longword
endunion int_mess_adr (Offset 160) Interrupt Message Address (write only)
<byte 7888>
union int_mess_value (Offset 164) Interrupt Message Value (write only)
<byte 7888>
{field (By field)}
<byte 7888>
lbits:32 value Interrupt Message Value
{}
or int_mess_value (Offset 164) Interrupt Message Value (write only)
<byte 7888>
ulong value As longword
endunion int_mess_value (Offset 164) Interrupt Message Value (write only)
<byte 7892>
union sgl_page_len (Offset 168) Scatter/Gather List Page Length (write only)
<byte 7892>
{field (By field)}
<byte 7892>
lbits:8 length SGL Page Length
lbits:24 reserved Reserved
{}
or sgl_page_len (Offset 168) Scatter/Gather List Page Length (write only)
<byte 7892>
ulong value As longword
endunion sgl_page_len (Offset 168) Scatter/Gather List Page Length (write only)
<byte 7896>
union my_id (Offset 16C) My ID
<byte 7896>
{field (By field)}
<byte 7896>
lbits:24 id My ID
lbits:8 reserved Reserved
{}
or my_id (Offset 16C) My ID
<byte 7896>
ulong value As longword
endunion my_id (Offset 16C) My ID
<byte 7900>
union gpio (Offset 170) General Purpose I/O
<byte 7900>
{field (By field)}
<byte 7900>
lbits:1 gc0 General Purpose Control 0
lbits:1 gc1 General Purpose Control 1
lbits:1 gc2 General Purpose Control 2
lbits:1 gc3 General Purpose Control 3
lbits:1 gc4 General Purpose Control 4
lbits:1 gc5 General Purpose Control 5
lbits:1 gc6 General Purpose Control 6
lbits:1 gc7 General Purpose Control 7
lbits:8 reserved Reserved
lbits:1 gp0 General Purpose I/O 0
lbits:1 gp1 General Purpose I/O 1
lbits:1 gp2 General Purpose I/O 2
lbits:1 gp3 General Purpose I/O 3
lbits:1 gp4 General Purpose I/O 4
lbits:1 gp5 General Purpose I/O 5
lbits:1 gp6 General Purpose I/O 6
lbits:1 gp7 General Purpose I/O 7
lbits:8 reserved1 Reserved
{}
or gpio (Offset 170) General Purpose I/O
<byte 7900>
ulong value As longword
endunion gpio (Offset 170) General Purpose I/O
<byte 7904>
{rsvd6a ((Offset 174-177) Reserved)}
<byte 7904>
ulong value 
{}
<byte 7908>
union edc_config (Offset 178) EDC Configuration Register
<byte 7908>
{field (By field)}
<byte 7908>
lbits:16 io_seed Starting Seed
lbits:16 reserved Reserved
{}
or edc_config (Offset 178) EDC Configuration Register
<byte 7908>
ulong value As longword
endunion edc_config (Offset 178) EDC Configuration Register
<byte 7912>
union dx4_config3 (Offset 17C) DX4 Configuration Register 3
<byte 7912>
{field (By field)}
<byte 7912>
lbits:9 pfs2 Programmable Frame size field 2
lbits:9 pfs3 Programmable Frame size field 3
lbits:9 pfs4 Programmable Frame size field 4
lbits:5 reserved Reserved
{}
or dx4_config3 (Offset 17C) DX4 Configuration Register 3
<byte 7912>
ulong value As longword
endunion dx4_config3 (Offset 17C) DX4 Configuration Register 3
<byte 7916>
union tach_config2 (Offset 180) Tachyon DX2+ Configuration 2
<byte 7916>
{field (By field)}
<byte 7916>
lbits:9 pfs Programmable Frame Size
lbits:15 reserved Reserved
lbits:8 esi_range Exchange_ID Signaled Interrupt Range
{}
or tach_config2 (Offset 180) Tachyon DX2+ Configuration 2
<byte 7916>
ulong value As longword
endunion tach_config2 (Offset 180) Tachyon DX2+ Configuration 2
<byte 7920>
union tach_config (Offset 184) Tachyon DX2+ Configuration 1
<byte 7920>
{field (By field)}
<byte 7920>
lbits:1 fad FCP Assist Disable
lbits:1 ino In Order
lbits:1 dof Discard OOO FCP Frames
lbits:1 fua FCP Unassisted ACK Enable
lbits:1 ime Interrupt Message Enable
lbits:1 fab Fabric
lbits:1 sic S_ID Copy Enable
lbits:1 eqs Equal Service
lbits:2 reserved Reserved
lbits:1 aks Automatic ACK
lbits:1 ddf Disable Delayed Freeze
lbits:1 ebe Enable Big Endian Mode
lbits:11 reserved1 Reserved
lbits:1 fc2 FCP Class 2 Reassembly Enable
lbits:1 reserved2 Reserved
lbits:1 sdf Save Discarded Frames
lbits:1 rde Response Detect Enable
lbits:1 dam Default ACK Model
lbits:2 reserved3 Reserved
lbits:1 m66 66 MHz Enabled
{}
or tach_config (Offset 184) Tachyon DX2+ Configuration 1
<byte 7920>
ulong value As longword
endunion tach_config (Offset 184) Tachyon DX2+ Configuration 1
<byte 7924>
union tach_control (Offset 188) Tachyon DX2+ Control
<byte 7924>
{field (By field)}
<byte 7924>
lbits:1 gc0 General Purpose Control 0
lbits:1 gc1 General Purpose Control 1
lbits:1 gc2 General Purpose Control 2
lbits:1 gc3 General Purpose Control 3
lbits:1 gc4 General Purpose Control 4
lbits:3 reserved Reserved
lbits:1 feq Freeze ERQ
lbits:1 ffa Freeze FCP Assists
lbits:2 reserved1 Reserved
lbits:1 fis Freeze Inbound FCP Assists When Frame Placed in SFQ
lbits:1 fib Freeze Inbound FCP Assists
lbits:2 reserved2 Reserved
lbits:1 req Resume ERQ
lbits:1 rif Resume Inbound FCP Assists
lbits:1 rof Resume Outbound FCP Assists
lbits:12 reserved3 Reserved
lbits:1 crs Core Reset
{}
or tach_control (Offset 188) Tachyon DX2+ Control
<byte 7924>
ulong value As longword
endunion tach_control (Offset 188) Tachyon DX2+ Control
<byte 7928>
union tach_status (Offset 18C) Tachyon DX2+ Status
<byte 7928>
{field (By field)}
<byte 7928>
lbits:1 gp0 General Purpose I/O 0
lbits:1 gp1 General Purpose I/O 1
lbits:1 gp2 General Purpose I/O 2
lbits:1 gp3 General Purpose I/O 3
lbits:1 gp4 General Purpose Input 4
lbits:5 reserved Reserved
lbits:1 ipe Inbound Parity Error
lbits:1 ope Outbound Parity Error
lbits:4 reserved1 Reserved
lbits:1 eqf ERQ Frozen
lbits:1 iff Inbound FCP Assists Frozen
lbits:1 off Outbound FCP Assists Frozen
lbits:4 reserved2 Reserved
lbits:1 ifce Inbound FIFO CRC Error
lbits:1 ofce Outbound FIFO CRC Error
lbits:1 m66 66 Mhz Enabled
lbits:1 ile Inbound Link Control FIFO Empty
lbits:1 ole Outbound Link Control List Empty
lbits:1 ife Inbound FIFO Empty
lbits:1 ofe Outbound FIFO Empty
lbits:1 imf IMQ Full
lbits:1 ssf SFQ Full
{}
or tach_status (Offset 18C) Tachyon DX2+ Status
<byte 7928>
ulong value As longword
endunion tach_status (Offset 18C) Tachyon DX2+ Status
<byte 7932>
{rsvd7 ((Offset 190) Reserved)}
<byte 7932>
ulong value 
{}
<byte 7936>
union hi_pri_send1 (Offset 194) High Priority Send 1 (write only)
<byte 7936>
{field (By field)}
<byte 7936>
lbits:12 length Frame Length
lbits:7 reserved Reserved
lbits:12 upper_addr Frame Upper Address
lbits:1 reserved1 Reserved
{}
or hi_pri_send1 (Offset 194) High Priority Send 1 (write only)
<byte 7936>
ulong value As longword
endunion hi_pri_send1 (Offset 194) High Priority Send 1 (write only)
<byte 7940>
union hi_pri_send2 (Offset 198) High Priority Send 2 (write only)
<byte 7940>
{field (By field)}
<byte 7940>
lbits:12 length Frame Length
lbits:7 reserved Reserved
lbits:12 upper_addr Frame Upper Address
lbits:1 reserved1 Reserved
{}
or hi_pri_send2 (Offset 198) High Priority Send 2 (write only)
<byte 7940>
ulong value As longword
endunion hi_pri_send2 (Offset 198) High Priority Send 2 (write only)
<byte 7944>
union inbound_rstat1 (Offset 19C) Inbound Resource Status 1
<byte 7944>
{field (By field)}
<byte 7944>
lbits:24 reserved Reserved
lbits:8 sest_lru_count SEST LRU Count
{}
or inbound_rstat1 (Offset 19C) Inbound Resource Status 1
<byte 7944>
ulong value As longword
endunion inbound_rstat1 (Offset 19C) Inbound Resource Status 1
<byte 7948>
union inbound_rstat2 (Offset 1A0) Inbound Resource Status 2
<byte 7948>
{field (By field)}
<byte 7948>
lbits:8 discd_frames Discarded Frame Count
lbits:24 reserved Reserved
{}
or inbound_rstat2 (Offset 1A0) Inbound Resource Status 2
<byte 7948>
ulong value As longword
endunion inbound_rstat2 (Offset 1A0) Inbound Resource Status 2
<byte 7952>
union ee_cr_z_tmr_thr (Offset 1A4) EE_Credit Zero Timer Threshold (write only)
<byte 7952>
{field (By field)}
<byte 7952>
lbits:28 threshold EE_Credit Zero Timer Threshold
lbits:4 reserved Reserved
{}
or ee_cr_z_tmr_thr (Offset 1A4) EE_Credit Zero Timer Threshold (write only)
<byte 7952>
ulong value As longword
endunion ee_cr_z_tmr_thr (Offset 1A4) EE_Credit Zero Timer Threshold (write only)
<byte 7956>
union up_data_addr (Offset 1A8) Upper Data Address (write only)
<byte 7956>
{field (By field)}
<byte 7956>
lbits:12 reserved Reserved
lbits:1 upper_addr1 Upper Data Address--44 bit data space
lbits:19 upper_addr Upper Data Address
{}
or up_data_addr (Offset 1A8) Upper Data Address (write only)
<byte 7956>
ulong value As longword
endunion up_data_addr (Offset 1A8) Upper Data Address (write only)
<byte 7960>
union up_ctrl_addr (Offset 1AC) Upper Control Address (write only)
<byte 7960>
{field (By field)}
<byte 7960>
lbits:32 upper_addr Upper Control Address
{}
or up_ctrl_addr (Offset 1AC) Upper Control Address (write only)
<byte 7960>
ulong value As longword
endunion up_ctrl_addr (Offset 1AC) Upper Control Address (write only)
<byte 7964>
union dyn_half_dup3 (Offset 1B0) Dynamic Half Duplex 3
<byte 7964>
{field (By field)}
<byte 7964>
lbits:1 ef AL_PA 0xEF DHD Login Information
lbits:1 e8 AL_PA 0xE8 DHD Login Information
lbits:1 e4 AL_PA 0xE4 DHD Login Information
lbits:1 e2 AL_PA 0xE2 DHD Login Information
lbits:1 e1 AL_PA 0xE1 DHD Login Information
lbits:1 e0 AL_PA 0xE0 DHD Login Information
lbits:1 dc AL_PA 0xDC DHD Login Information
lbits:1 da AL_PA 0xDA DHD Login Information
lbits:1 d9 AL_PA 0xD9 DHD Login Information
lbits:1 d6 AL_PA 0xD6 DHD Login Information
lbits:1 d5 AL_PA 0xD5 DHD Login Information
lbits:1 d4 AL_PA 0xD4 DHD Login Information
lbits:1 d3 AL_PA 0xD3 DHD Login Information
lbits:1 d2 AL_PA 0xD2 DHD Login Information
lbits:1 d1 AL_PA 0xD1 DHD Login Information
lbits:1 ce AL_PA 0xCE DHD Login Information
lbits:1 cd AL_PA 0xCD DHD Login Information
lbits:1 cc AL_PA 0xCC DHD Login Information
lbits:1 cb AL_PA 0xCB DHD Login Information
lbits:1 ca AL_PA 0xCA DHD Login Information
lbits:1 c9 AL_PA 0xC9 DHD Login Information
lbits:1 c7 AL_PA 0xC7 DHD Login Information
lbits:1 c6 AL_PA 0xC6 DHD Login Information
lbits:1 c5 AL_PA 0xC5 DHD Login Information
lbits:1 c3 AL_PA 0xC3 DHD Login Information
lbits:1 bc AL_PA 0xBC DHD Login Information
lbits:1 ba AL_PA 0xBA DHD Login Information
lbits:1 b9 AL_PA 0xB9 DHD Login Information
lbits:1 b6 AL_PA 0xB6 DHD Login Information
lbits:1 b5 AL_PA 0xB5 DHD Login Information
lbits:1 b4 AL_PA 0xB4 DHD Login Information
lbits:1 b3 AL_PA 0xB3 DHD Login Information
{}
or dyn_half_dup3 (Offset 1B0) Dynamic Half Duplex 3
<byte 7964>
ulong value As longword
endunion dyn_half_dup3 (Offset 1B0) Dynamic Half Duplex 3
<byte 7968>
union dyn_half_dup2 (Offset 1B4) Dynamic Half Duplex 2
<byte 7968>
{field (By field)}
<byte 7968>
lbits:1 alpab2 AL_PA 0xB2 DHD Login Information
lbits:1 alpab1 AL_PA 0xB1 DHD Login Information
lbits:1 alpaae AL_PA 0xAE DHD Login Information
lbits:1 alpaad AL_PA 0xAD DHD Login Information
lbits:1 alpaac AL_PA 0xAC DHD Login Information
lbits:1 alpaab AL_PA 0xAB DHD Login Information
lbits:1 alpaaa AL_PA 0xAA DHD Login Information
lbits:1 alpaa9 AL_PA 0xA9 DHD Login Information
lbits:1 alpaa7 AL_PA 0xA7 DHD Login Information
lbits:1 alpaa6 AL_PA 0xA6 DHD Login Information
lbits:1 alpaa5 AL_PA 0xA5 DHD Login Information
lbits:1 alpaa3 AL_PA 0xA3 DHD Login Information
lbits:1 alpa9f AL_PA 0x9F DHD Login Information
lbits:1 alpa9e AL_PA 0x9E DHD Login Information
lbits:1 alpa9d AL_PA 0x9D DHD Login Information
lbits:1 alpa9b AL_PA 0x9B DHD Login Information
lbits:1 alpa98 AL_PA 0x98 DHD Login Information
lbits:1 alpa97 AL_PA 0x97 DHD Login Information
lbits:1 alpa90 AL_PA 0x90 DHD Login Information
lbits:1 alpa8f AL_PA 0x8F DHD Login Information
lbits:1 alpa88 AL_PA 0x88 DHD Login Information
lbits:1 alpa84 AL_PA 0x84 DHD Login Information
lbits:1 alpa82 AL_PA 0x82 DHD Login Information
lbits:1 alpa81 AL_PA 0x81 DHD Login Information
lbits:1 alpa80 AL_PA 0x80 DHD Login Information
lbits:1 alpa7c AL_PA 0x7C DHD Login Information
lbits:1 alpa7a AL_PA 0x7A DHD Login Information
lbits:1 alpa79 AL_PA 0x79 DHD Login Information
lbits:1 alpa76 AL_PA 0x76 DHD Login Information
lbits:1 alpa75 AL_PA 0x75 DHD Login Information
lbits:1 alpa74 AL_PA 0x74 DHD Login Information
lbits:1 alpa73 AL_PA 0x73 DHD Login Information
{}
or dyn_half_dup2 (Offset 1B4) Dynamic Half Duplex 2
<byte 7968>
ulong value As longword
endunion dyn_half_dup2 (Offset 1B4) Dynamic Half Duplex 2
<byte 7972>
union dyn_half_dup1 (Offset 1B8) Dynamic Half Duplex 1
<byte 7972>
{field (By field)}
<byte 7972>
lbits:1 alpa72 AL_PA 0x72 DHD Login Information
lbits:1 alpa71 AL_PA 0x71 DHD Login Information
lbits:1 alpa6e AL_PA 0x6E DHD Login Information
lbits:1 alpa6d AL_PA 0x6D DHD Login Information
lbits:1 alpa6c AL_PA 0x6C DHD Login Information
lbits:1 alpa6b AL_PA 0x6B DHD Login Information
lbits:1 alpa6a AL_PA 0x6A DHD Login Information
lbits:1 alpa69 AL_PA 0x69 DHD Login Information
lbits:1 alpa67 AL_PA 0x67 DHD Login Information
lbits:1 alpa66 AL_PA 0x66 DHD Login Information
lbits:1 alpa65 AL_PA 0x65 DHD Login Information
lbits:1 alpa63 AL_PA 0x63 DHD Login Information
lbits:1 alpa5c AL_PA 0x5C DHD Login Information
lbits:1 alpa5a AL_PA 0x5A DHD Login Information
lbits:1 alpa59 AL_PA 0x59 DHD Login Information
lbits:1 alpa56 AL_PA 0x56 DHD Login Information
lbits:1 alpa55 AL_PA 0x55 DHD Login Information
lbits:1 alpa54 AL_PA 0x54 DHD Login Information
lbits:1 alpa53 AL_PA 0x53 DHD Login Information
lbits:1 alpa52 AL_PA 0x52 DHD Login Information
lbits:1 alpa51 AL_PA 0x51 DHD Login Information
lbits:1 alpa4e AL_PA 0x4E DHD Login Information
lbits:1 alpa4d AL_PA 0x4D DHD Login Information
lbits:1 alpa4c AL_PA 0x4C DHD Login Information
lbits:1 alpa4b AL_PA 0x4B DHD Login Information
lbits:1 alpa4a AL_PA 0x4A DHD Login Information
lbits:1 alpa49 AL_PA 0x49 DHD Login Information
lbits:1 alpa47 AL_PA 0x47 DHD Login Information
lbits:1 alpa46 AL_PA 0x46 DHD Login Information
lbits:1 alpa45 AL_PA 0x45 DHD Login Information
lbits:1 alpa43 AL_PA 0x43 DHD Login Information
lbits:1 alpa3c AL_PA 0x3C DHD Login Information
{}
or dyn_half_dup1 (Offset 1B8) Dynamic Half Duplex 1
<byte 7972>
ulong value As longword
endunion dyn_half_dup1 (Offset 1B8) Dynamic Half Duplex 1
<byte 7976>
union dyn_half_dup0 (Offset 1BC) Dynamic Half Duplex 0
<byte 7976>
{field (By field)}
<byte 7976>
lbits:1 alpa3a AL_PA 0x3A DHD Login Information
lbits:1 alpa39 AL_PA 0x39 DHD Login Information
lbits:1 alpa36 AL_PA 0x36 DHD Login Information
lbits:1 alpa35 AL_PA 0x35 DHD Login Information
lbits:1 alpa34 AL_PA 0x34 DHD Login Information
lbits:1 alpa33 AL_PA 0x33 DHD Login Information
lbits:1 alpa32 AL_PA 0x32 DHD Login Information
lbits:1 alpa31 AL_PA 0x31 DHD Login Information
lbits:1 alpa2e AL_PA 0x2E DHD Login Information
lbits:1 alpa2d AL_PA 0x2D DHD Login Information
lbits:1 alpa2c AL_PA 0x2C DHD Login Information
lbits:1 alpa2b AL_PA 0x2B DHD Login Information
lbits:1 alpa2a AL_PA 0x2A DHD Login Information
lbits:1 alpa29 AL_PA 0x29 DHD Login Information
lbits:1 alpa27 AL_PA 0x27 DHD Login Information
lbits:1 alpa26 AL_PA 0x26 DHD Login Information
lbits:1 alpa25 AL_PA 0x25 DHD Login Information
lbits:1 alpa23 AL_PA 0x23 DHD Login Information
lbits:1 alpa1f AL_PA 0x1F DHD Login Information
lbits:1 alpa1e AL_PA 0x1E DHD Login Information
lbits:1 alpa1d AL_PA 0x1D DHD Login Information
lbits:1 alpa1b AL_PA 0x1B DHD Login Information
lbits:1 alpa18 AL_PA 0x18 DHD Login Information
lbits:1 alpa17 AL_PA 0x17 DHD Login Information
lbits:1 alpa10 AL_PA 0x10 DHD Login Information
lbits:1 alpa0f AL_PA 0x0F DHD Login Information
lbits:1 alpa08 AL_PA 0x08 DHD Login Information
lbits:1 alpa04 AL_PA 0x04 DHD Login Information
lbits:1 alpa02 AL_PA 0x02 DHD Login Information
lbits:1 alpa01 AL_PA 0x01 DHD Login Information
lbits:1 alpa00 AL_PA 0x00 DHD Login Information
lbits:1 reserved Reserved
{}
or dyn_half_dup0 (Offset 1BC) Dynamic Half Duplex 0
<byte 7976>
ulong value As longword
endunion dyn_half_dup0 (Offset 1BC) Dynamic Half Duplex 0
<byte 7980>
union fm_config1 (Offset 1C0) Frame Manager Configuration 1
<byte 7980>
{field (By field)}
<byte 7980>
lbits:1 bli Bypass Loop Initialization
lbits:1 reserved Reserved
lbits:1 enp Enable N_Port Mode
lbits:1 lr Login Required
lbits:1 inif Initialize as Fabric
lbits:1 rf Respond to Fabric Address
lbits:1 blm Bypass Loop Map
lbits:1 sa Acquire Soft Address
lbits:1 ha Acquire Hard Address
lbits:1 aq Acquire Previously Acquired Address
lbits:1 fa Acquire Fabric Aquired Address
lbits:1 td Timer Disable
lbits:1 sap Skip Arbitration Phase
lbits:1 elb External Loopback/Pad Loopback
lbits:1 ilb Internal loopback
lbits:1 npi Initialize as N_Port
lbits:8 bb_credit BB_Credit
lbits:8 al_pa Desired AL_PA
{}
or fm_config1 (Offset 1C0) Frame Manager Configuration 1
<byte 7980>
ulong value As longword
endunion fm_config1 (Offset 1C0) Frame Manager Configuration 1
<byte 7984>
union fm_control (Offset 1C4) Frame Manager Control
<byte 7984>
{field (By field)}
<byte 7984>
lbits:3 cmd State Machine Command
lbits:1 cl Close Loop Request
lbits:1 reserved Reserved
lbits:1 sp Send Prim_Reg
lbits:1 sq Primitive Sequence
lbits:25 reserved1 Reserved
{}
or fm_control (Offset 1C4) Frame Manager Control
<byte 7984>
ulong value As longword
endunion fm_control (Offset 1C4) Frame Manager Control
<byte 7988>
union fm_status (Offset 1C8) Frame Manager Status
<byte 7988>
{field (By field)}
<byte 7988>
lbits:4 psm Port State Machine
lbits:4 lsm Loop State Machine
lbits:1 ldn Link Down
lbits:1 lup Link Up
lbits:1 es Elastic Store Error
lbits:1 ce Credit Error
lbits:1 lf Link Failure
lbits:1 lg Login Required
lbits:1 ptx Primitive Transmitted
lbits:1 prx Primitive Received
lbits:1 ba Bad AL_PA
lbits:1 lpf LIPf
lbits:1 sto State Time-out
lbits:1 ols OLS/NOS Received
lbits:1 lpb Loop Port Bypass (LPB) Primitive Sequence Received
lbits:1 lpe Loop Port Enable (LPE) Primitive Sequence Received
lbits:1 drs Directed LIP Sequence Received
lbits:1 reserved Reserved
lbits:1 ls Loss of Signal
lbits:1 os Out of Synchronization
lbits:1 flt Link Fault
lbits:1 reserved1 Reserved
lbits:1 byp Node Bypassed
lbits:1 np Non-Participating
lbits:1 tp Transmit Parity Error
lbits:1 lp Loop
{}
or fm_status (Offset 1C8) Frame Manager Status
<byte 7988>
ulong value As longword
endunion fm_status (Offset 1C8) Frame Manager Status
<byte 7992>
union fm_to_values1 (Offset 1CC) Frame Manager Time-Out Values 1
<byte 7992>
{field (By field)}
<byte 7992>
lbits:16 ed_tov Error Detect Time-Out
lbits:9 rt_tov Receiver Transmitter Time-Out
lbits:7 reserved Reserved
{}
or fm_to_values1 (Offset 1CC) Frame Manager Time-Out Values 1
<byte 7992>
ulong value As longword
endunion fm_to_values1 (Offset 1CC) Frame Manager Time-Out Values 1
<byte 7996>
union fm_link_stat1 (Offset 1D0) Frame Manager Link Status 1
<byte 7996>
{field (By field)}
<byte 7996>
lbits:8 link_fail Link Fail Count
lbits:8 loss_of_sync Loss of Synchronization Count
lbits:8 bad_rx_char Bad Received Character Count
lbits:8 loss_of_signal Loss of Signal Count
{}
or fm_link_stat1 (Offset 1D0) Frame Manager Link Status 1
<byte 7996>
ulong value As longword
endunion fm_link_stat1 (Offset 1D0) Frame Manager Link Status 1
<byte 8000>
union fm_link_stat2 (Offset 1D4) Frame Manager Link Status 2
<byte 8000>
{field (By field)}
<byte 8000>
lbits:8 proto_er Protocol Error Count
lbits:8 bad_crc Bad CRC Count
lbits:8 dis_frm Discarded Frames
lbits:8 rx_eofa Received EOFa
{}
or fm_link_stat2 (Offset 1D4) Frame Manager Link Status 2
<byte 8000>
ulong value As longword
endunion fm_link_stat2 (Offset 1D4) Frame Manager Link Status 2
<byte 8004>
union fm_to_values2 (Offset 1D8) Frame Manager Time-Out Values 2
<byte 8004>
{field (By field)}
<byte 8004>
lbits:9 al_time Arbitrated Loop Time-Out
lbits:7 reserved Reserved
lbits:16 lp_tov Loop Time-Out
{}
or fm_to_values2 (Offset 1D8) Frame Manager Time-Out Values 2
<byte 8004>
ulong value As longword
endunion fm_to_values2 (Offset 1D8) Frame Manager Time-Out Values 2
<byte 8008>
union fm_bb0_timer (Offset 1DC) Frame Manager BB_Credit Zero Timer
<byte 8008>
{field (By field)}
<byte 8008>
lbits:24 bb0_timer BB_Credit Timer
lbits:8 reserved Reserved
{}
or fm_bb0_timer (Offset 1DC) Frame Manager BB_Credit Zero Timer
<byte 8008>
ulong value As longword
endunion fm_bb0_timer (Offset 1DC) Frame Manager BB_Credit Zero Timer
<byte 8012>
union fm_wwn_hi (Offset 1E0) Frame Manager World Wide Name High
<byte 8012>
{field (By field)}
<byte 8012>
lbits:32 wwn World Wide Name
{}
or fm_wwn_hi (Offset 1E0) Frame Manager World Wide Name High
<byte 8012>
ulong value As longword
endunion fm_wwn_hi (Offset 1E0) Frame Manager World Wide Name High
<byte 8016>
union fm_wwn_lo (Offset 1E4) Frame Manager World Wide Name Low
<byte 8016>
{field (By field)}
<byte 8016>
lbits:32 wwn World Wide Name
{}
or fm_wwn_lo (Offset 1E4) Frame Manager World Wide Name Low
<byte 8016>
ulong value As longword
endunion fm_wwn_lo (Offset 1E4) Frame Manager World Wide Name Low
<byte 8020>
union fm_rcvd_al_pa (Offset 1E8) Frame Manager Received AL_PA
<byte 8020>
{field (By field)}
<byte 8020>
lbits:8 lipf_alpa AL_PA of Most Recent LIPf Received
lbits:8 bad_alpa AL_PA of Most Recent OPN Sent and Returned Without Being Accepted
lbits:8 acq_alpa AL_PA Acquired During Loop Initialization
lbits:8 reserved Reserved
{}
or fm_rcvd_al_pa (Offset 1E8) Frame Manager Received AL_PA
<byte 8020>
ulong value As longword
endunion fm_rcvd_al_pa (Offset 1E8) Frame Manager Received AL_PA
<byte 8024>
union fm_primitive (Offset 1EC) Frame Manager Primitive
<byte 8024>
{field (By field)}
<byte 8024>
lbits:24 prim_value Primitive to be Sent
lbits:8 reserved Reserved
{}
or fm_primitive (Offset 1EC) Frame Manager Primitive
<byte 8024>
ulong value As longword
endunion fm_primitive (Offset 1EC) Frame Manager Primitive
<byte 8028>
union fm_link_stat3 (Offset 1F0) Frame Manager Link Status 3
<byte 8028>
{field (By field)}
<byte 8028>
lbits:8 exp_frm Expired Frames
lbits:24 reserved Reserved
{}
or fm_link_stat3 (Offset 1F0) Frame Manager Link Status 3
<byte 8028>
ulong value As longword
endunion fm_link_stat3 (Offset 1F0) Frame Manager Link Status 3
<byte 8032>
union fm_config2 (Offset 1F4) Frame Manager Configuration 2
<byte 8032>
{field (By field)}
<byte 8032>
lbits:1 dac Disable Auto Close
lbits:2 nbc Non-zero Login BB_Credit
lbits:1 eei Enable ERR_INIT
lbits:1 icb Ignore Close Bit
lbits:2 atv Arbitration Threshold Value
lbits:1 gde Garbage Deletion Enable
lbits:8 laa Lowest Allowable AL_PA
lbits:5 reserved Reserved
lbits:1 dao Disable 2xAL_TIME Timeout on Open
lbits:3 reserved1 Reserved
lbits:1 prm Promiscuous Mode
lbits:1 wpe Wait For Port Enable
lbits:1 fmh Force Monitor State With Hard Address
lbits:1 fmn Force Monitor Non-participating State
lbits:1 dlm Disable Loop Master
lbits:1 dsa Disable Soft Address Selection
lbits:1 ilp Ignore LPB/LPE Primitive Sequences
{}
or fm_config2 (Offset 1F4) Frame Manager Configuration 2
<byte 8032>
ulong value As longword
endunion fm_config2 (Offset 1F4) Frame Manager Configuration 2
<byte 8036>
union pci_reg_1F8 (Offset 1F8) PCI MCTR/ROMCTR/RESERVED
<byte 8036>
{field (By field)}
<byte 8036>
{pci_rsvd1F8 ((Offset 1F8) Reserved)}
<byte 8036>
utiny value 
{}
<byte 8037>
{pci_rsvd1F9 ((Offset 1F9) Reserved)}
<byte 8037>
utiny value 
{}
<byte 8038>
union romctr (Offset 1FA) PCI ROM Control
<byte 8038>
{field (By field)}
<byte 8038>
tbits:1 vpp_en ROM VPP Enable
tbits:1 fla Flash Installed (read only)
tbits:1 rom ROM Installed (read only)
tbits:5 reserved Reserved
{}
or romctr (Offset 1FA) PCI ROM Control
<byte 8038>
utiny value As byte
endunion romctr (Offset 1FA) PCI ROM Control
<byte 8039>
union mctr (Offset 1FB) PCI Master Control
<byte 8039>
{field (By field)}
<byte 8039>
tbits:2 reserved1 Reserved
tbits:1 p64 PCI Present and Active
tbits:4 reserved Reserved
tbits:1 dlt Disable Latency Timer
{}
or mctr (Offset 1FB) PCI Master Control
<byte 8039>
utiny value As byte
endunion mctr (Offset 1FB) PCI Master Control
{}
or pci_reg_1F8 (Offset 1F8) PCI MCTR/ROMCTR/RESERVED
<byte 8036>
ulong value As longword
endunion pci_reg_1F8 (Offset 1F8) PCI MCTR/ROMCTR/RESERVED
<byte 8040>
union pci_reg_1FC (Offset 1FC) INTSTAT/INTEN/INTPEND/SOFTRST
<byte 8040>
{field (By field)}
<byte 8040>
union softrst (Offset 1FC) PCI Interface Reset Control
<byte 8040>
{field (By field)}
<byte 8040>
tbits:1 rst PCI Interface Soft Reset
tbits:7 reserved Reserved
{}
or softrst (Offset 1FC) PCI Interface Reset Control
<byte 8040>
utiny value As byte
endunion softrst (Offset 1FC) PCI Interface Reset Control
<byte 8041>
union intpend (Offset 1FD) PCI Interrupt Pending
<byte 8041>
{field (By field)}
<byte 8041>
tbits:1 per PCI Error Detected Interrupt
tbits:1 der Device Error Detected Interrupt
tbits:1 fint Function Interrupt
tbits:2 reserved1 Reserved
tbits:1 ube Unsupported Byte Enables
tbits:2 reserved Reserved
{}
or intpend (Offset 1FD) PCI Interrupt Pending
<byte 8041>
utiny value As byte
endunion intpend (Offset 1FD) PCI Interrupt Pending
<byte 8042>
union inten (Offset 1FE) PCI Interrupt Enable
<byte 8042>
{field (By field)}
<byte 8042>
tbits:1 per PCI Error Detected Interrupt
tbits:1 der Device Error Detected Interrupt
tbits:1 fint Function Interrupt
tbits:2 reserved1 Reserved
tbits:1 ube Unsupported Byte Enables
tbits:2 reserved Reserved
{}
or inten (Offset 1FE) PCI Interrupt Enable
<byte 8042>
utiny value As byte
endunion inten (Offset 1FE) PCI Interrupt Enable
<byte 8043>
union intstat (Offset 1FF) PCI Interrupt Status
<byte 8043>
{field (By field)}
<byte 8043>
tbits:1 per PCI Error Detected Interrupt
tbits:1 der Device Error Detected Interrupt
tbits:1 fint Function Interrupt
tbits:2 reserved1 Reserved
tbits:1 ube Unsupported Byte Enables
tbits:2 reserved Reserved
{}
or intstat (Offset 1FF) PCI Interrupt Status
<byte 8043>
utiny value As byte
endunion intstat (Offset 1FF) PCI Interrupt Status
{}
or pci_reg_1FC (Offset 1FC) INTSTAT/INTEN/INTPEND/SOFTRST
<byte 8040>
ulong value As longword
endunion pci_reg_1FC (Offset 1FC) INTSTAT/INTEN/INTPEND/SOFTRST
{}
endunion csr[2] Tachyon DX2+ CSR Registers
<byte 8044>
union csr[3] Tachyon DX2+ CSR Registers
<byte 8044>
ulong[128] csra Tachyon DX2+ CSR Registers As Longwords
or csr[3] Tachyon DX2+ CSR Registers
<byte 8044>
{csr (Tachyon DX2+ CSR Registers By Field)}
<byte 8044>
union erq_base (Offset 000) ERQ Base (write only)
<byte 8044>
{field (By field)}
<byte 8044>
lbits:32 address ERQ Base Address
{}
or erq_base (Offset 000) ERQ Base (write only)
<byte 8044>
ulong value As longword
endunion erq_base (Offset 000) ERQ Base (write only)
<byte 8048>
union erq_len (Offset 004) ERQ Length (write only)
<byte 8048>
{field (By field)}
<byte 8048>
lbits:12 length ERQ Length
lbits:20 reserved Reserved
{}
or erq_len (Offset 004) ERQ Length (write only)
<byte 8048>
ulong value As longword
endunion erq_len (Offset 004) ERQ Length (write only)
<byte 8052>
union erq_prod (Offset 008) ERQ Producer Index
<byte 8052>
{field (By field)}
<byte 8052>
lbits:12 index ERQ Producer Index
lbits:20 reserved Reserved
{}
or erq_prod (Offset 008) ERQ Producer Index
<byte 8052>
ulong value As longword
endunion erq_prod (Offset 008) ERQ Producer Index
<byte 8056>
union erq_cons_adr (Offset 00C) ERQ Consumer Index Address (write only)
<byte 8056>
{field (By field)}
<byte 8056>
lbits:32 address ERQ Consumer Index Address
{}
or erq_cons_adr (Offset 00C) ERQ Consumer Index Address (write only)
<byte 8056>
ulong value As longword
endunion erq_cons_adr (Offset 00C) ERQ Consumer Index Address (write only)
<byte 8060>
union erq_cons (Offset 010) ERQ Consumer Index
<byte 8060>
{field (By field)}
<byte 8060>
lbits:12 index ERQ Consumer Index
lbits:20 reserved Reserved
{}
or erq_cons (Offset 010) ERQ Consumer Index
<byte 8060>
ulong value As longword
endunion erq_cons (Offset 010) ERQ Consumer Index
<byte 8064>
{rsvd1[0] ((Offset 014-04F) Reserved)}
<byte 8064>
ulong value 
{}
<byte 8068>
{rsvd1[1] ((Offset 014-04F) Reserved)}
<byte 8068>
ulong value 
{}
<byte 8072>
{rsvd1[2] ((Offset 014-04F) Reserved)}
<byte 8072>
ulong value 
{}
<byte 8076>
{rsvd1[3] ((Offset 014-04F) Reserved)}
<byte 8076>
ulong value 
{}
<byte 8080>
{rsvd1[4] ((Offset 014-04F) Reserved)}
<byte 8080>
ulong value 
{}
<byte 8084>
{rsvd1[5] ((Offset 014-04F) Reserved)}
<byte 8084>
ulong value 
{}
<byte 8088>
{rsvd1[6] ((Offset 014-04F) Reserved)}
<byte 8088>
ulong value 
{}
<byte 8092>
{rsvd1[7] ((Offset 014-04F) Reserved)}
<byte 8092>
ulong value 
{}
<byte 8096>
{rsvd1[8] ((Offset 014-04F) Reserved)}
<byte 8096>
ulong value 
{}
<byte 8100>
{rsvd1[9] ((Offset 014-04F) Reserved)}
<byte 8100>
ulong value 
{}
<byte 8104>
{rsvd1[10] ((Offset 014-04F) Reserved)}
<byte 8104>
ulong value 
{}
<byte 8108>
{rsvd1[11] ((Offset 014-04F) Reserved)}
<byte 8108>
ulong value 
{}
<byte 8112>
{rsvd1[12] ((Offset 014-04F) Reserved)}
<byte 8112>
ulong value 
{}
<byte 8116>
{rsvd1[13] ((Offset 014-04F) Reserved)}
<byte 8116>
ulong value 
{}
<byte 8120>
{rsvd1[14] ((Offset 014-04F) Reserved)}
<byte 8120>
ulong value 
{}
<byte 8124>
union sfq_base (Offset 050) SFQ Base (write only)
<byte 8124>
{field (By field)}
<byte 8124>
lbits:32 address SFQ Base Address
{}
or sfq_base (Offset 050) SFQ Base (write only)
<byte 8124>
ulong value As longword
endunion sfq_base (Offset 050) SFQ Base (write only)
<byte 8128>
union sfq_len (Offset 054) SFQ Length (write only)
<byte 8128>
{field (By field)}
<byte 8128>
lbits:12 length SFQ Length
lbits:20 reserved Reserved
{}
or sfq_len (Offset 054) SFQ Length (write only)
<byte 8128>
ulong value As longword
endunion sfq_len (Offset 054) SFQ Length (write only)
<byte 8132>
union sfq_cons (Offset 058) SFQ Consumer Index
<byte 8132>
{field (By field)}
<byte 8132>
lbits:12 index SFQ Consumer Index
lbits:20 reserved Reserved
{}
or sfq_cons (Offset 058) SFQ Consumer Index
<byte 8132>
ulong value As longword
endunion sfq_cons (Offset 058) SFQ Consumer Index
<byte 8136>
{rsvd2[0] ((Offset 05C-07B) Reserved)}
<byte 8136>
ulong value 
{}
<byte 8140>
{rsvd2[1] ((Offset 05C-07B) Reserved)}
<byte 8140>
ulong value 
{}
<byte 8144>
{rsvd2[2] ((Offset 05C-07B) Reserved)}
<byte 8144>
ulong value 
{}
<byte 8148>
{rsvd2[3] ((Offset 05C-07B) Reserved)}
<byte 8148>
ulong value 
{}
<byte 8152>
{rsvd2[4] ((Offset 05C-07B) Reserved)}
<byte 8152>
ulong value 
{}
<byte 8156>
{rsvd2[5] ((Offset 05C-07B) Reserved)}
<byte 8156>
ulong value 
{}
<byte 8160>
{rsvd2[6] ((Offset 05C-07B) Reserved)}
<byte 8160>
ulong value 
{}
<byte 8164>
{rsvd2[7] ((Offset 05C-07B) Reserved)}
<byte 8164>
ulong value 
{}
<byte 8168>
union int_delay_timer (Offset 07C) Interrupt Delay Timer (write only)
<byte 8168>
{field (By field)}
<byte 8168>
lbits:4 timer Interrupt Timer Value
lbits:3 reserved Reserved
lbits:1 ihf Interrupt when IMQ Half Full
lbits:24 reserved1 Reserved
{}
or int_delay_timer (Offset 07C) Interrupt Delay Timer (write only)
<byte 8168>
ulong value As longword
endunion int_delay_timer (Offset 07C) Interrupt Delay Timer (write only)
<byte 8172>
union imq_base (Offset 080) IMQ Base (write only)
<byte 8172>
{field (By field)}
<byte 8172>
lbits:32 address IMQ Base Address
{}
or imq_base (Offset 080) IMQ Base (write only)
<byte 8172>
ulong value As longword
endunion imq_base (Offset 080) IMQ Base (write only)
<byte 8176>
union imq_len (Offset 084) IMQ Length (write only)
<byte 8176>
{field (By field)}
<byte 8176>
lbits:12 length IMQ Length
lbits:20 reserved Reserved
{}
or imq_len (Offset 084) IMQ Length (write only)
<byte 8176>
ulong value As longword
endunion imq_len (Offset 084) IMQ Length (write only)
<byte 8180>
union imq_cons (Offset 088) IMQ Consumer Index
<byte 8180>
{field (By field)}
<byte 8180>
lbits:12 index IMQ Consumer Index
lbits:20 reserved Reserved
{}
or imq_cons (Offset 088) IMQ Consumer Index
<byte 8180>
ulong value As longword
endunion imq_cons (Offset 088) IMQ Consumer Index
<byte 8184>
union imq_prod_adr (Offset 08C) IMQ Producer Index Address (write only)
<byte 8184>
{field (By field)}
<byte 8184>
lbits:32 address IMQ Producer Index Address
{}
or imq_prod_adr (Offset 08C) IMQ Producer Index Address (write only)
<byte 8184>
ulong value As longword
endunion imq_prod_adr (Offset 08C) IMQ Producer Index Address (write only)
<byte 8188>
{rsvd3[0] ((Offset 090-0FC) Reserved)}
<byte 8188>
ulong value 
{}
<byte 8192>
{rsvd3[1] ((Offset 090-0FC) Reserved)}
<byte 8192>
ulong value 
{}
<byte 8196>
{rsvd3[2] ((Offset 090-0FC) Reserved)}
<byte 8196>
ulong value 
{}
<byte 8200>
{rsvd3[3] ((Offset 090-0FC) Reserved)}
<byte 8200>
ulong value 
{}
<byte 8204>
{rsvd3[4] ((Offset 090-0FC) Reserved)}
<byte 8204>
ulong value 
{}
<byte 8208>
{rsvd3[5] ((Offset 090-0FC) Reserved)}
<byte 8208>
ulong value 
{}
<byte 8212>
{rsvd3[6] ((Offset 090-0FC) Reserved)}
<byte 8212>
ulong value 
{}
<byte 8216>
{rsvd3[7] ((Offset 090-0FC) Reserved)}
<byte 8216>
ulong value 
{}
<byte 8220>
{rsvd3[8] ((Offset 090-0FC) Reserved)}
<byte 8220>
ulong value 
{}
<byte 8224>
{rsvd3[9] ((Offset 090-0FC) Reserved)}
<byte 8224>
ulong value 
{}
<byte 8228>
{rsvd3[10] ((Offset 090-0FC) Reserved)}
<byte 8228>
ulong value 
{}
<byte 8232>
{rsvd3[11] ((Offset 090-0FC) Reserved)}
<byte 8232>
ulong value 
{}
<byte 8236>
{rsvd3[12] ((Offset 090-0FC) Reserved)}
<byte 8236>
ulong value 
{}
<byte 8240>
{rsvd3[13] ((Offset 090-0FC) Reserved)}
<byte 8240>
ulong value 
{}
<byte 8244>
{rsvd3[14] ((Offset 090-0FC) Reserved)}
<byte 8244>
ulong value 
{}
<byte 8248>
{rsvd3[15] ((Offset 090-0FC) Reserved)}
<byte 8248>
ulong value 
{}
<byte 8252>
{rsvd3[16] ((Offset 090-0FC) Reserved)}
<byte 8252>
ulong value 
{}
<byte 8256>
{rsvd3[17] ((Offset 090-0FC) Reserved)}
<byte 8256>
ulong value 
{}
<byte 8260>
{rsvd3[18] ((Offset 090-0FC) Reserved)}
<byte 8260>
ulong value 
{}
<byte 8264>
{rsvd3[19] ((Offset 090-0FC) Reserved)}
<byte 8264>
ulong value 
{}
<byte 8268>
{rsvd3[20] ((Offset 090-0FC) Reserved)}
<byte 8268>
ulong value 
{}
<byte 8272>
{rsvd3[21] ((Offset 090-0FC) Reserved)}
<byte 8272>
ulong value 
{}
<byte 8276>
{rsvd3[22] ((Offset 090-0FC) Reserved)}
<byte 8276>
ulong value 
{}
<byte 8280>
{rsvd3[23] ((Offset 090-0FC) Reserved)}
<byte 8280>
ulong value 
{}
<byte 8284>
{rsvd3[24] ((Offset 090-0FC) Reserved)}
<byte 8284>
ulong value 
{}
<byte 8288>
{rsvd3[25] ((Offset 090-0FC) Reserved)}
<byte 8288>
ulong value 
{}
<byte 8292>
{rsvd3[26] ((Offset 090-0FC) Reserved)}
<byte 8292>
ulong value 
{}
<byte 8296>
{rsvd3[27] ((Offset 090-0FC) Reserved)}
<byte 8296>
ulong value 
{}
<byte 8300>
union fm_config3 (Offset 100) Frame Manager Configuration 3
<byte 8300>
{field (By field)}
<byte 8300>
lbits:6 bec Termination Receive
lbits:3 reserved4 Reserved
lbits:1 xrb Wrapback
lbits:2 reserved Reserved
lbits:3 xem Output pre-emphasis
lbits:4 reserved1 Reserved
lbits:1 mustbe1 Must be 1
lbits:1 stb Start BERT
lbits:1 enb Enable BERT
lbits:2 sdm Signal differential mode
lbits:2 rxs Receiver Speed
lbits:2 txs Transmitter Speed
lbits:1 reserved3 Reserved
lbits:1 xlr Force iTR to lock reference clock
lbits:1 reserved0 Reserved
lbits:1 xcv Type of Transceiver
{}
or fm_config3 (Offset 100) Frame Manager Configuration 3
<byte 8300>
ulong value As longword
endunion fm_config3 (Offset 100) Frame Manager Configuration 3
<byte 8304>
union fm_statuss (Offset 104) Frame Manager Status Shadow (read only)
<byte 8304>
{field (By field)}
<byte 8304>
lbits:4 psm Port State Machine
lbits:4 lsm Loop State Machine
lbits:1 ldn Link Down
lbits:1 lup Link Up
lbits:1 es Elastic Store Error
lbits:1 ce Credit Error
lbits:1 lf Link Failure
lbits:1 lg Login Required
lbits:1 ptx Primitive Transmitted
lbits:1 prx Primitive Received
lbits:1 ba Bad AL_PA
lbits:1 lpf LIPf
lbits:1 sto State Time-out
lbits:1 ols OLS/NOS Received
lbits:1 lpb Loop Port Bypass (LPB) Primitive Sequence Received
lbits:1 lpe Loop Port Enable (LPE) Primitive Sequence Received
lbits:1 drs Directed LIP Sequence Received
lbits:1 reserved Reserved
lbits:1 ls Loss of Signal
lbits:1 os Out of Synchronization
lbits:1 flt Link Fault
lbits:1 reserved1 Reserved
lbits:1 byp Node Bypassed
lbits:1 np Non-Participating
lbits:1 tp Transmit Parity Error
lbits:1 lp Loop
{}
or fm_statuss (Offset 104) Frame Manager Status Shadow (read only)
<byte 8304>
ulong value As longword
endunion fm_statuss (Offset 104) Frame Manager Status Shadow (read only)
<byte 8308>
{rsvd3a[0] ((Offset 108-10f) Reserved)}
<byte 8308>
ulong value 
{}
<byte 8312>
{rsvd3a[1] ((Offset 108-10f) Reserved)}
<byte 8312>
ulong value 
{}
<byte 8316>
union sfp_cmd_status (Offset 110) SFP command and status
<byte 8316>
{field (No description available)}
<byte 8316>
lbits:1 gna Generate NACK
lbits:1 rts Reset Slave
lbits:1 wrc Write command
lbits:1 rdc Read command
lbits:1 gst Generate Stop
lbits:1 sta Generate Start
lbits:2 reserved1 Reserved
lbits:1 rna Received NACK
lbits:1 sby SFP Busy
lbits:1 tip Transfer in progress
lbits:9 reserved Reserved
lbits:12 lp Clock Divisor
{}
or sfp_cmd_status (Offset 110) SFP command and status
<byte 8316>
ulong value 
endunion sfp_cmd_status (Offset 110) SFP command and status
<byte 8320>
union sfp_data (Offset 114) SFP data
<byte 8320>
{field (By field)}
<byte 8320>
lbits:8 sfpd SFPD Transmit
lbits:24 reserved Reserved
{}
or sfp_data (Offset 114) SFP data
<byte 8320>
ulong value As longword
endunion sfp_data (Offset 114) SFP data
<byte 8324>
union fm_config4 (Offset 118) Frame Manager Configuration 4
<byte 8324>
{field (By field)}
<byte 8324>
lbits:1 tbe Transmit Link BIST error
lbits:1 tlr Transmit Link BIST reset
lbits:1 tle Transmit Link BIST enable
lbits:1 rbe Receive Link BIST error
lbits:1 rll Receive Link BIST loop-back
lbits:1 rlr Receive Link BIST reset
lbits:1 rle Receive Link BIST enable
lbits:7 reserved3 Reserved
lbits:1 ipl ITR PPL Lock
lbits:1 reserved2 Reserved
lbits:1 dtf Disable transceiver LOS filter
lbits:1 dtl Disable transceiver LOS
lbits:1 dsr Disable iTR RXLOS
lbits:1 ttd Transceiver Tx Disable
lbits:2 reserved1 Reserved
lbits:1 rfl Receive ast Lock Disable
lbits:9 reserved Reserved
{}
or fm_config4 (Offset 118) Frame Manager Configuration 4
<byte 8324>
ulong value As longword
endunion fm_config4 (Offset 118) Frame Manager Configuration 4
<byte 8328>
union fm_config5 (Offset 11C) Frame Manager Configuration 5
<byte 8328>
{field (By field)}
<byte 8328>
lbits:32 reserved Reserved
{}
or fm_config5 (Offset 11C) Frame Manager Configuration 5
<byte 8328>
ulong value As longword
endunion fm_config5 (Offset 11C) Frame Manager Configuration 5
<byte 8332>
{rsvd3b[0] ((Offset 120-13F) Reserved)}
<byte 8332>
ulong value 
{}
<byte 8336>
{rsvd3b[1] ((Offset 120-13F) Reserved)}
<byte 8336>
ulong value 
{}
<byte 8340>
{rsvd3b[2] ((Offset 120-13F) Reserved)}
<byte 8340>
ulong value 
{}
<byte 8344>
{rsvd3b[3] ((Offset 120-13F) Reserved)}
<byte 8344>
ulong value 
{}
<byte 8348>
{rsvd3b[4] ((Offset 120-13F) Reserved)}
<byte 8348>
ulong value 
{}
<byte 8352>
{rsvd3b[5] ((Offset 120-13F) Reserved)}
<byte 8352>
ulong value 
{}
<byte 8356>
{rsvd3b[6] ((Offset 120-13F) Reserved)}
<byte 8356>
ulong value 
{}
<byte 8360>
{rsvd3b[7] ((Offset 120-13F) Reserved)}
<byte 8360>
ulong value 
{}
<byte 8364>
union sest_base (Offset 140) SEST Base (write only)
<byte 8364>
{field (By field)}
<byte 8364>
lbits:32 address SEST Base Address
{}
or sest_base (Offset 140) SEST Base (write only)
<byte 8364>
ulong value As longword
endunion sest_base (Offset 140) SEST Base (write only)
<byte 8368>
union sest_len (Offset 144) SEST Length (write only)
<byte 8368>
{field (By field)}
<byte 8368>
lbits:16 length SEST Length
lbits:16 reserved Reserved
{}
or sest_len (Offset 144) SEST Length (write only)
<byte 8368>
ulong value As longword
endunion sest_len (Offset 144) SEST Length (write only)
<byte 8372>
{rsvd4 ((Offset 148) Reserved)}
<byte 8372>
ulong value 
{}
<byte 8376>
union scsi_link_lst (Offset 14C) SCSI Linked List Head and Tail
<byte 8376>
{field (By field)}
<byte 8376>
lbits:16 tail Tail
lbits:16 head Head
{}
or scsi_link_lst (Offset 14C) SCSI Linked List Head and Tail
<byte 8376>
ulong value As longword
endunion scsi_link_lst (Offset 14C) SCSI Linked List Head and Tail
<byte 8380>
union prog_addr (Offset 150) Programmable Address register
<byte 8380>
{field (By field)}
<byte 8380>
lbits:20 ra ROM/RAM address
lbits:11 reserved Reserved
lbits:1 inc Increment
{}
or prog_addr (Offset 150) Programmable Address register
<byte 8380>
ulong value As longword
endunion prog_addr (Offset 150) Programmable Address register
<byte 8384>
union prog_data (Offset 154) programmable data register
<byte 8384>
{field (By field)}
<byte 8384>
lbits:32 pdr Programmable data
{}
or prog_data (Offset 154) programmable data register
<byte 8384>
ulong value As longword
endunion prog_data (Offset 154) programmable data register
<byte 8388>
{rsvd5[0] ((Offset 158-15F) Reserved)}
<byte 8388>
ulong value 
{}
<byte 8392>
{rsvd5[1] ((Offset 158-15F) Reserved)}
<byte 8392>
ulong value 
{}
<byte 8396>
union int_mess_adr (Offset 160) Interrupt Message Address (write only)
<byte 8396>
{field (By field)}
<byte 8396>
lbits:32 address Interrupt Message Address
{}
or int_mess_adr (Offset 160) Interrupt Message Address (write only)
<byte 8396>
ulong value As longword
endunion int_mess_adr (Offset 160) Interrupt Message Address (write only)
<byte 8400>
union int_mess_value (Offset 164) Interrupt Message Value (write only)
<byte 8400>
{field (By field)}
<byte 8400>
lbits:32 value Interrupt Message Value
{}
or int_mess_value (Offset 164) Interrupt Message Value (write only)
<byte 8400>
ulong value As longword
endunion int_mess_value (Offset 164) Interrupt Message Value (write only)
<byte 8404>
union sgl_page_len (Offset 168) Scatter/Gather List Page Length (write only)
<byte 8404>
{field (By field)}
<byte 8404>
lbits:8 length SGL Page Length
lbits:24 reserved Reserved
{}
or sgl_page_len (Offset 168) Scatter/Gather List Page Length (write only)
<byte 8404>
ulong value As longword
endunion sgl_page_len (Offset 168) Scatter/Gather List Page Length (write only)
<byte 8408>
union my_id (Offset 16C) My ID
<byte 8408>
{field (By field)}
<byte 8408>
lbits:24 id My ID
lbits:8 reserved Reserved
{}
or my_id (Offset 16C) My ID
<byte 8408>
ulong value As longword
endunion my_id (Offset 16C) My ID
<byte 8412>
union gpio (Offset 170) General Purpose I/O
<byte 8412>
{field (By field)}
<byte 8412>
lbits:1 gc0 General Purpose Control 0
lbits:1 gc1 General Purpose Control 1
lbits:1 gc2 General Purpose Control 2
lbits:1 gc3 General Purpose Control 3
lbits:1 gc4 General Purpose Control 4
lbits:1 gc5 General Purpose Control 5
lbits:1 gc6 General Purpose Control 6
lbits:1 gc7 General Purpose Control 7
lbits:8 reserved Reserved
lbits:1 gp0 General Purpose I/O 0
lbits:1 gp1 General Purpose I/O 1
lbits:1 gp2 General Purpose I/O 2
lbits:1 gp3 General Purpose I/O 3
lbits:1 gp4 General Purpose I/O 4
lbits:1 gp5 General Purpose I/O 5
lbits:1 gp6 General Purpose I/O 6
lbits:1 gp7 General Purpose I/O 7
lbits:8 reserved1 Reserved
{}
or gpio (Offset 170) General Purpose I/O
<byte 8412>
ulong value As longword
endunion gpio (Offset 170) General Purpose I/O
<byte 8416>
{rsvd6a ((Offset 174-177) Reserved)}
<byte 8416>
ulong value 
{}
<byte 8420>
union edc_config (Offset 178) EDC Configuration Register
<byte 8420>
{field (By field)}
<byte 8420>
lbits:16 io_seed Starting Seed
lbits:16 reserved Reserved
{}
or edc_config (Offset 178) EDC Configuration Register
<byte 8420>
ulong value As longword
endunion edc_config (Offset 178) EDC Configuration Register
<byte 8424>
union dx4_config3 (Offset 17C) DX4 Configuration Register 3
<byte 8424>
{field (By field)}
<byte 8424>
lbits:9 pfs2 Programmable Frame size field 2
lbits:9 pfs3 Programmable Frame size field 3
lbits:9 pfs4 Programmable Frame size field 4
lbits:5 reserved Reserved
{}
or dx4_config3 (Offset 17C) DX4 Configuration Register 3
<byte 8424>
ulong value As longword
endunion dx4_config3 (Offset 17C) DX4 Configuration Register 3
<byte 8428>
union tach_config2 (Offset 180) Tachyon DX2+ Configuration 2
<byte 8428>
{field (By field)}
<byte 8428>
lbits:9 pfs Programmable Frame Size
lbits:15 reserved Reserved
lbits:8 esi_range Exchange_ID Signaled Interrupt Range
{}
or tach_config2 (Offset 180) Tachyon DX2+ Configuration 2
<byte 8428>
ulong value As longword
endunion tach_config2 (Offset 180) Tachyon DX2+ Configuration 2
<byte 8432>
union tach_config (Offset 184) Tachyon DX2+ Configuration 1
<byte 8432>
{field (By field)}
<byte 8432>
lbits:1 fad FCP Assist Disable
lbits:1 ino In Order
lbits:1 dof Discard OOO FCP Frames
lbits:1 fua FCP Unassisted ACK Enable
lbits:1 ime Interrupt Message Enable
lbits:1 fab Fabric
lbits:1 sic S_ID Copy Enable
lbits:1 eqs Equal Service
lbits:2 reserved Reserved
lbits:1 aks Automatic ACK
lbits:1 ddf Disable Delayed Freeze
lbits:1 ebe Enable Big Endian Mode
lbits:11 reserved1 Reserved
lbits:1 fc2 FCP Class 2 Reassembly Enable
lbits:1 reserved2 Reserved
lbits:1 sdf Save Discarded Frames
lbits:1 rde Response Detect Enable
lbits:1 dam Default ACK Model
lbits:2 reserved3 Reserved
lbits:1 m66 66 MHz Enabled
{}
or tach_config (Offset 184) Tachyon DX2+ Configuration 1
<byte 8432>
ulong value As longword
endunion tach_config (Offset 184) Tachyon DX2+ Configuration 1
<byte 8436>
union tach_control (Offset 188) Tachyon DX2+ Control
<byte 8436>
{field (By field)}
<byte 8436>
lbits:1 gc0 General Purpose Control 0
lbits:1 gc1 General Purpose Control 1
lbits:1 gc2 General Purpose Control 2
lbits:1 gc3 General Purpose Control 3
lbits:1 gc4 General Purpose Control 4
lbits:3 reserved Reserved
lbits:1 feq Freeze ERQ
lbits:1 ffa Freeze FCP Assists
lbits:2 reserved1 Reserved
lbits:1 fis Freeze Inbound FCP Assists When Frame Placed in SFQ
lbits:1 fib Freeze Inbound FCP Assists
lbits:2 reserved2 Reserved
lbits:1 req Resume ERQ
lbits:1 rif Resume Inbound FCP Assists
lbits:1 rof Resume Outbound FCP Assists
lbits:12 reserved3 Reserved
lbits:1 crs Core Reset
{}
or tach_control (Offset 188) Tachyon DX2+ Control
<byte 8436>
ulong value As longword
endunion tach_control (Offset 188) Tachyon DX2+ Control
<byte 8440>
union tach_status (Offset 18C) Tachyon DX2+ Status
<byte 8440>
{field (By field)}
<byte 8440>
lbits:1 gp0 General Purpose I/O 0
lbits:1 gp1 General Purpose I/O 1
lbits:1 gp2 General Purpose I/O 2
lbits:1 gp3 General Purpose I/O 3
lbits:1 gp4 General Purpose Input 4
lbits:5 reserved Reserved
lbits:1 ipe Inbound Parity Error
lbits:1 ope Outbound Parity Error
lbits:4 reserved1 Reserved
lbits:1 eqf ERQ Frozen
lbits:1 iff Inbound FCP Assists Frozen
lbits:1 off Outbound FCP Assists Frozen
lbits:4 reserved2 Reserved
lbits:1 ifce Inbound FIFO CRC Error
lbits:1 ofce Outbound FIFO CRC Error
lbits:1 m66 66 Mhz Enabled
lbits:1 ile Inbound Link Control FIFO Empty
lbits:1 ole Outbound Link Control List Empty
lbits:1 ife Inbound FIFO Empty
lbits:1 ofe Outbound FIFO Empty
lbits:1 imf IMQ Full
lbits:1 ssf SFQ Full
{}
or tach_status (Offset 18C) Tachyon DX2+ Status
<byte 8440>
ulong value As longword
endunion tach_status (Offset 18C) Tachyon DX2+ Status
<byte 8444>
{rsvd7 ((Offset 190) Reserved)}
<byte 8444>
ulong value 
{}
<byte 8448>
union hi_pri_send1 (Offset 194) High Priority Send 1 (write only)
<byte 8448>
{field (By field)}
<byte 8448>
lbits:12 length Frame Length
lbits:7 reserved Reserved
lbits:12 upper_addr Frame Upper Address
lbits:1 reserved1 Reserved
{}
or hi_pri_send1 (Offset 194) High Priority Send 1 (write only)
<byte 8448>
ulong value As longword
endunion hi_pri_send1 (Offset 194) High Priority Send 1 (write only)
<byte 8452>
union hi_pri_send2 (Offset 198) High Priority Send 2 (write only)
<byte 8452>
{field (By field)}
<byte 8452>
lbits:12 length Frame Length
lbits:7 reserved Reserved
lbits:12 upper_addr Frame Upper Address
lbits:1 reserved1 Reserved
{}
or hi_pri_send2 (Offset 198) High Priority Send 2 (write only)
<byte 8452>
ulong value As longword
endunion hi_pri_send2 (Offset 198) High Priority Send 2 (write only)
<byte 8456>
union inbound_rstat1 (Offset 19C) Inbound Resource Status 1
<byte 8456>
{field (By field)}
<byte 8456>
lbits:24 reserved Reserved
lbits:8 sest_lru_count SEST LRU Count
{}
or inbound_rstat1 (Offset 19C) Inbound Resource Status 1
<byte 8456>
ulong value As longword
endunion inbound_rstat1 (Offset 19C) Inbound Resource Status 1
<byte 8460>
union inbound_rstat2 (Offset 1A0) Inbound Resource Status 2
<byte 8460>
{field (By field)}
<byte 8460>
lbits:8 discd_frames Discarded Frame Count
lbits:24 reserved Reserved
{}
or inbound_rstat2 (Offset 1A0) Inbound Resource Status 2
<byte 8460>
ulong value As longword
endunion inbound_rstat2 (Offset 1A0) Inbound Resource Status 2
<byte 8464>
union ee_cr_z_tmr_thr (Offset 1A4) EE_Credit Zero Timer Threshold (write only)
<byte 8464>
{field (By field)}
<byte 8464>
lbits:28 threshold EE_Credit Zero Timer Threshold
lbits:4 reserved Reserved
{}
or ee_cr_z_tmr_thr (Offset 1A4) EE_Credit Zero Timer Threshold (write only)
<byte 8464>
ulong value As longword
endunion ee_cr_z_tmr_thr (Offset 1A4) EE_Credit Zero Timer Threshold (write only)
<byte 8468>
union up_data_addr (Offset 1A8) Upper Data Address (write only)
<byte 8468>
{field (By field)}
<byte 8468>
lbits:12 reserved Reserved
lbits:1 upper_addr1 Upper Data Address--44 bit data space
lbits:19 upper_addr Upper Data Address
{}
or up_data_addr (Offset 1A8) Upper Data Address (write only)
<byte 8468>
ulong value As longword
endunion up_data_addr (Offset 1A8) Upper Data Address (write only)
<byte 8472>
union up_ctrl_addr (Offset 1AC) Upper Control Address (write only)
<byte 8472>
{field (By field)}
<byte 8472>
lbits:32 upper_addr Upper Control Address
{}
or up_ctrl_addr (Offset 1AC) Upper Control Address (write only)
<byte 8472>
ulong value As longword
endunion up_ctrl_addr (Offset 1AC) Upper Control Address (write only)
<byte 8476>
union dyn_half_dup3 (Offset 1B0) Dynamic Half Duplex 3
<byte 8476>
{field (By field)}
<byte 8476>
lbits:1 ef AL_PA 0xEF DHD Login Information
lbits:1 e8 AL_PA 0xE8 DHD Login Information
lbits:1 e4 AL_PA 0xE4 DHD Login Information
lbits:1 e2 AL_PA 0xE2 DHD Login Information
lbits:1 e1 AL_PA 0xE1 DHD Login Information
lbits:1 e0 AL_PA 0xE0 DHD Login Information
lbits:1 dc AL_PA 0xDC DHD Login Information
lbits:1 da AL_PA 0xDA DHD Login Information
lbits:1 d9 AL_PA 0xD9 DHD Login Information
lbits:1 d6 AL_PA 0xD6 DHD Login Information
lbits:1 d5 AL_PA 0xD5 DHD Login Information
lbits:1 d4 AL_PA 0xD4 DHD Login Information
lbits:1 d3 AL_PA 0xD3 DHD Login Information
lbits:1 d2 AL_PA 0xD2 DHD Login Information
lbits:1 d1 AL_PA 0xD1 DHD Login Information
lbits:1 ce AL_PA 0xCE DHD Login Information
lbits:1 cd AL_PA 0xCD DHD Login Information
lbits:1 cc AL_PA 0xCC DHD Login Information
lbits:1 cb AL_PA 0xCB DHD Login Information
lbits:1 ca AL_PA 0xCA DHD Login Information
lbits:1 c9 AL_PA 0xC9 DHD Login Information
lbits:1 c7 AL_PA 0xC7 DHD Login Information
lbits:1 c6 AL_PA 0xC6 DHD Login Information
lbits:1 c5 AL_PA 0xC5 DHD Login Information
lbits:1 c3 AL_PA 0xC3 DHD Login Information
lbits:1 bc AL_PA 0xBC DHD Login Information
lbits:1 ba AL_PA 0xBA DHD Login Information
lbits:1 b9 AL_PA 0xB9 DHD Login Information
lbits:1 b6 AL_PA 0xB6 DHD Login Information
lbits:1 b5 AL_PA 0xB5 DHD Login Information
lbits:1 b4 AL_PA 0xB4 DHD Login Information
lbits:1 b3 AL_PA 0xB3 DHD Login Information
{}
or dyn_half_dup3 (Offset 1B0) Dynamic Half Duplex 3
<byte 8476>
ulong value As longword
endunion dyn_half_dup3 (Offset 1B0) Dynamic Half Duplex 3
<byte 8480>
union dyn_half_dup2 (Offset 1B4) Dynamic Half Duplex 2
<byte 8480>
{field (By field)}
<byte 8480>
lbits:1 alpab2 AL_PA 0xB2 DHD Login Information
lbits:1 alpab1 AL_PA 0xB1 DHD Login Information
lbits:1 alpaae AL_PA 0xAE DHD Login Information
lbits:1 alpaad AL_PA 0xAD DHD Login Information
lbits:1 alpaac AL_PA 0xAC DHD Login Information
lbits:1 alpaab AL_PA 0xAB DHD Login Information
lbits:1 alpaaa AL_PA 0xAA DHD Login Information
lbits:1 alpaa9 AL_PA 0xA9 DHD Login Information
lbits:1 alpaa7 AL_PA 0xA7 DHD Login Information
lbits:1 alpaa6 AL_PA 0xA6 DHD Login Information
lbits:1 alpaa5 AL_PA 0xA5 DHD Login Information
lbits:1 alpaa3 AL_PA 0xA3 DHD Login Information
lbits:1 alpa9f AL_PA 0x9F DHD Login Information
lbits:1 alpa9e AL_PA 0x9E DHD Login Information
lbits:1 alpa9d AL_PA 0x9D DHD Login Information
lbits:1 alpa9b AL_PA 0x9B DHD Login Information
lbits:1 alpa98 AL_PA 0x98 DHD Login Information
lbits:1 alpa97 AL_PA 0x97 DHD Login Information
lbits:1 alpa90 AL_PA 0x90 DHD Login Information
lbits:1 alpa8f AL_PA 0x8F DHD Login Information
lbits:1 alpa88 AL_PA 0x88 DHD Login Information
lbits:1 alpa84 AL_PA 0x84 DHD Login Information
lbits:1 alpa82 AL_PA 0x82 DHD Login Information
lbits:1 alpa81 AL_PA 0x81 DHD Login Information
lbits:1 alpa80 AL_PA 0x80 DHD Login Information
lbits:1 alpa7c AL_PA 0x7C DHD Login Information
lbits:1 alpa7a AL_PA 0x7A DHD Login Information
lbits:1 alpa79 AL_PA 0x79 DHD Login Information
lbits:1 alpa76 AL_PA 0x76 DHD Login Information
lbits:1 alpa75 AL_PA 0x75 DHD Login Information
lbits:1 alpa74 AL_PA 0x74 DHD Login Information
lbits:1 alpa73 AL_PA 0x73 DHD Login Information
{}
or dyn_half_dup2 (Offset 1B4) Dynamic Half Duplex 2
<byte 8480>
ulong value As longword
endunion dyn_half_dup2 (Offset 1B4) Dynamic Half Duplex 2
<byte 8484>
union dyn_half_dup1 (Offset 1B8) Dynamic Half Duplex 1
<byte 8484>
{field (By field)}
<byte 8484>
lbits:1 alpa72 AL_PA 0x72 DHD Login Information
lbits:1 alpa71 AL_PA 0x71 DHD Login Information
lbits:1 alpa6e AL_PA 0x6E DHD Login Information
lbits:1 alpa6d AL_PA 0x6D DHD Login Information
lbits:1 alpa6c AL_PA 0x6C DHD Login Information
lbits:1 alpa6b AL_PA 0x6B DHD Login Information
lbits:1 alpa6a AL_PA 0x6A DHD Login Information
lbits:1 alpa69 AL_PA 0x69 DHD Login Information
lbits:1 alpa67 AL_PA 0x67 DHD Login Information
lbits:1 alpa66 AL_PA 0x66 DHD Login Information
lbits:1 alpa65 AL_PA 0x65 DHD Login Information
lbits:1 alpa63 AL_PA 0x63 DHD Login Information
lbits:1 alpa5c AL_PA 0x5C DHD Login Information
lbits:1 alpa5a AL_PA 0x5A DHD Login Information
lbits:1 alpa59 AL_PA 0x59 DHD Login Information
lbits:1 alpa56 AL_PA 0x56 DHD Login Information
lbits:1 alpa55 AL_PA 0x55 DHD Login Information
lbits:1 alpa54 AL_PA 0x54 DHD Login Information
lbits:1 alpa53 AL_PA 0x53 DHD Login Information
lbits:1 alpa52 AL_PA 0x52 DHD Login Information
lbits:1 alpa51 AL_PA 0x51 DHD Login Information
lbits:1 alpa4e AL_PA 0x4E DHD Login Information
lbits:1 alpa4d AL_PA 0x4D DHD Login Information
lbits:1 alpa4c AL_PA 0x4C DHD Login Information
lbits:1 alpa4b AL_PA 0x4B DHD Login Information
lbits:1 alpa4a AL_PA 0x4A DHD Login Information
lbits:1 alpa49 AL_PA 0x49 DHD Login Information
lbits:1 alpa47 AL_PA 0x47 DHD Login Information
lbits:1 alpa46 AL_PA 0x46 DHD Login Information
lbits:1 alpa45 AL_PA 0x45 DHD Login Information
lbits:1 alpa43 AL_PA 0x43 DHD Login Information
lbits:1 alpa3c AL_PA 0x3C DHD Login Information
{}
or dyn_half_dup1 (Offset 1B8) Dynamic Half Duplex 1
<byte 8484>
ulong value As longword
endunion dyn_half_dup1 (Offset 1B8) Dynamic Half Duplex 1
<byte 8488>
union dyn_half_dup0 (Offset 1BC) Dynamic Half Duplex 0
<byte 8488>
{field (By field)}
<byte 8488>
lbits:1 alpa3a AL_PA 0x3A DHD Login Information
lbits:1 alpa39 AL_PA 0x39 DHD Login Information
lbits:1 alpa36 AL_PA 0x36 DHD Login Information
lbits:1 alpa35 AL_PA 0x35 DHD Login Information
lbits:1 alpa34 AL_PA 0x34 DHD Login Information
lbits:1 alpa33 AL_PA 0x33 DHD Login Information
lbits:1 alpa32 AL_PA 0x32 DHD Login Information
lbits:1 alpa31 AL_PA 0x31 DHD Login Information
lbits:1 alpa2e AL_PA 0x2E DHD Login Information
lbits:1 alpa2d AL_PA 0x2D DHD Login Information
lbits:1 alpa2c AL_PA 0x2C DHD Login Information
lbits:1 alpa2b AL_PA 0x2B DHD Login Information
lbits:1 alpa2a AL_PA 0x2A DHD Login Information
lbits:1 alpa29 AL_PA 0x29 DHD Login Information
lbits:1 alpa27 AL_PA 0x27 DHD Login Information
lbits:1 alpa26 AL_PA 0x26 DHD Login Information
lbits:1 alpa25 AL_PA 0x25 DHD Login Information
lbits:1 alpa23 AL_PA 0x23 DHD Login Information
lbits:1 alpa1f AL_PA 0x1F DHD Login Information
lbits:1 alpa1e AL_PA 0x1E DHD Login Information
lbits:1 alpa1d AL_PA 0x1D DHD Login Information
lbits:1 alpa1b AL_PA 0x1B DHD Login Information
lbits:1 alpa18 AL_PA 0x18 DHD Login Information
lbits:1 alpa17 AL_PA 0x17 DHD Login Information
lbits:1 alpa10 AL_PA 0x10 DHD Login Information
lbits:1 alpa0f AL_PA 0x0F DHD Login Information
lbits:1 alpa08 AL_PA 0x08 DHD Login Information
lbits:1 alpa04 AL_PA 0x04 DHD Login Information
lbits:1 alpa02 AL_PA 0x02 DHD Login Information
lbits:1 alpa01 AL_PA 0x01 DHD Login Information
lbits:1 alpa00 AL_PA 0x00 DHD Login Information
lbits:1 reserved Reserved
{}
or dyn_half_dup0 (Offset 1BC) Dynamic Half Duplex 0
<byte 8488>
ulong value As longword
endunion dyn_half_dup0 (Offset 1BC) Dynamic Half Duplex 0
<byte 8492>
union fm_config1 (Offset 1C0) Frame Manager Configuration 1
<byte 8492>
{field (By field)}
<byte 8492>
lbits:1 bli Bypass Loop Initialization
lbits:1 reserved Reserved
lbits:1 enp Enable N_Port Mode
lbits:1 lr Login Required
lbits:1 inif Initialize as Fabric
lbits:1 rf Respond to Fabric Address
lbits:1 blm Bypass Loop Map
lbits:1 sa Acquire Soft Address
lbits:1 ha Acquire Hard Address
lbits:1 aq Acquire Previously Acquired Address
lbits:1 fa Acquire Fabric Aquired Address
lbits:1 td Timer Disable
lbits:1 sap Skip Arbitration Phase
lbits:1 elb External Loopback/Pad Loopback
lbits:1 ilb Internal loopback
lbits:1 npi Initialize as N_Port
lbits:8 bb_credit BB_Credit
lbits:8 al_pa Desired AL_PA
{}
or fm_config1 (Offset 1C0) Frame Manager Configuration 1
<byte 8492>
ulong value As longword
endunion fm_config1 (Offset 1C0) Frame Manager Configuration 1
<byte 8496>
union fm_control (Offset 1C4) Frame Manager Control
<byte 8496>
{field (By field)}
<byte 8496>
lbits:3 cmd State Machine Command
lbits:1 cl Close Loop Request
lbits:1 reserved Reserved
lbits:1 sp Send Prim_Reg
lbits:1 sq Primitive Sequence
lbits:25 reserved1 Reserved
{}
or fm_control (Offset 1C4) Frame Manager Control
<byte 8496>
ulong value As longword
endunion fm_control (Offset 1C4) Frame Manager Control
<byte 8500>
union fm_status (Offset 1C8) Frame Manager Status
<byte 8500>
{field (By field)}
<byte 8500>
lbits:4 psm Port State Machine
lbits:4 lsm Loop State Machine
lbits:1 ldn Link Down
lbits:1 lup Link Up
lbits:1 es Elastic Store Error
lbits:1 ce Credit Error
lbits:1 lf Link Failure
lbits:1 lg Login Required
lbits:1 ptx Primitive Transmitted
lbits:1 prx Primitive Received
lbits:1 ba Bad AL_PA
lbits:1 lpf LIPf
lbits:1 sto State Time-out
lbits:1 ols OLS/NOS Received
lbits:1 lpb Loop Port Bypass (LPB) Primitive Sequence Received
lbits:1 lpe Loop Port Enable (LPE) Primitive Sequence Received
lbits:1 drs Directed LIP Sequence Received
lbits:1 reserved Reserved
lbits:1 ls Loss of Signal
lbits:1 os Out of Synchronization
lbits:1 flt Link Fault
lbits:1 reserved1 Reserved
lbits:1 byp Node Bypassed
lbits:1 np Non-Participating
lbits:1 tp Transmit Parity Error
lbits:1 lp Loop
{}
or fm_status (Offset 1C8) Frame Manager Status
<byte 8500>
ulong value As longword
endunion fm_status (Offset 1C8) Frame Manager Status
<byte 8504>
union fm_to_values1 (Offset 1CC) Frame Manager Time-Out Values 1
<byte 8504>
{field (By field)}
<byte 8504>
lbits:16 ed_tov Error Detect Time-Out
lbits:9 rt_tov Receiver Transmitter Time-Out
lbits:7 reserved Reserved
{}
or fm_to_values1 (Offset 1CC) Frame Manager Time-Out Values 1
<byte 8504>
ulong value As longword
endunion fm_to_values1 (Offset 1CC) Frame Manager Time-Out Values 1
<byte 8508>
union fm_link_stat1 (Offset 1D0) Frame Manager Link Status 1
<byte 8508>
{field (By field)}
<byte 8508>
lbits:8 link_fail Link Fail Count
lbits:8 loss_of_sync Loss of Synchronization Count
lbits:8 bad_rx_char Bad Received Character Count
lbits:8 loss_of_signal Loss of Signal Count
{}
or fm_link_stat1 (Offset 1D0) Frame Manager Link Status 1
<byte 8508>
ulong value As longword
endunion fm_link_stat1 (Offset 1D0) Frame Manager Link Status 1
<byte 8512>
union fm_link_stat2 (Offset 1D4) Frame Manager Link Status 2
<byte 8512>
{field (By field)}
<byte 8512>
lbits:8 proto_er Protocol Error Count
lbits:8 bad_crc Bad CRC Count
lbits:8 dis_frm Discarded Frames
lbits:8 rx_eofa Received EOFa
{}
or fm_link_stat2 (Offset 1D4) Frame Manager Link Status 2
<byte 8512>
ulong value As longword
endunion fm_link_stat2 (Offset 1D4) Frame Manager Link Status 2
<byte 8516>
union fm_to_values2 (Offset 1D8) Frame Manager Time-Out Values 2
<byte 8516>
{field (By field)}
<byte 8516>
lbits:9 al_time Arbitrated Loop Time-Out
lbits:7 reserved Reserved
lbits:16 lp_tov Loop Time-Out
{}
or fm_to_values2 (Offset 1D8) Frame Manager Time-Out Values 2
<byte 8516>
ulong value As longword
endunion fm_to_values2 (Offset 1D8) Frame Manager Time-Out Values 2
<byte 8520>
union fm_bb0_timer (Offset 1DC) Frame Manager BB_Credit Zero Timer
<byte 8520>
{field (By field)}
<byte 8520>
lbits:24 bb0_timer BB_Credit Timer
lbits:8 reserved Reserved
{}
or fm_bb0_timer (Offset 1DC) Frame Manager BB_Credit Zero Timer
<byte 8520>
ulong value As longword
endunion fm_bb0_timer (Offset 1DC) Frame Manager BB_Credit Zero Timer
<byte 8524>
union fm_wwn_hi (Offset 1E0) Frame Manager World Wide Name High
<byte 8524>
{field (By field)}
<byte 8524>
lbits:32 wwn World Wide Name
{}
or fm_wwn_hi (Offset 1E0) Frame Manager World Wide Name High
<byte 8524>
ulong value As longword
endunion fm_wwn_hi (Offset 1E0) Frame Manager World Wide Name High
<byte 8528>
union fm_wwn_lo (Offset 1E4) Frame Manager World Wide Name Low
<byte 8528>
{field (By field)}
<byte 8528>
lbits:32 wwn World Wide Name
{}
or fm_wwn_lo (Offset 1E4) Frame Manager World Wide Name Low
<byte 8528>
ulong value As longword
endunion fm_wwn_lo (Offset 1E4) Frame Manager World Wide Name Low
<byte 8532>
union fm_rcvd_al_pa (Offset 1E8) Frame Manager Received AL_PA
<byte 8532>
{field (By field)}
<byte 8532>
lbits:8 lipf_alpa AL_PA of Most Recent LIPf Received
lbits:8 bad_alpa AL_PA of Most Recent OPN Sent and Returned Without Being Accepted
lbits:8 acq_alpa AL_PA Acquired During Loop Initialization
lbits:8 reserved Reserved
{}
or fm_rcvd_al_pa (Offset 1E8) Frame Manager Received AL_PA
<byte 8532>
ulong value As longword
endunion fm_rcvd_al_pa (Offset 1E8) Frame Manager Received AL_PA
<byte 8536>
union fm_primitive (Offset 1EC) Frame Manager Primitive
<byte 8536>
{field (By field)}
<byte 8536>
lbits:24 prim_value Primitive to be Sent
lbits:8 reserved Reserved
{}
or fm_primitive (Offset 1EC) Frame Manager Primitive
<byte 8536>
ulong value As longword
endunion fm_primitive (Offset 1EC) Frame Manager Primitive
<byte 8540>
union fm_link_stat3 (Offset 1F0) Frame Manager Link Status 3
<byte 8540>
{field (By field)}
<byte 8540>
lbits:8 exp_frm Expired Frames
lbits:24 reserved Reserved
{}
or fm_link_stat3 (Offset 1F0) Frame Manager Link Status 3
<byte 8540>
ulong value As longword
endunion fm_link_stat3 (Offset 1F0) Frame Manager Link Status 3
<byte 8544>
union fm_config2 (Offset 1F4) Frame Manager Configuration 2
<byte 8544>
{field (By field)}
<byte 8544>
lbits:1 dac Disable Auto Close
lbits:2 nbc Non-zero Login BB_Credit
lbits:1 eei Enable ERR_INIT
lbits:1 icb Ignore Close Bit
lbits:2 atv Arbitration Threshold Value
lbits:1 gde Garbage Deletion Enable
lbits:8 laa Lowest Allowable AL_PA
lbits:5 reserved Reserved
lbits:1 dao Disable 2xAL_TIME Timeout on Open
lbits:3 reserved1 Reserved
lbits:1 prm Promiscuous Mode
lbits:1 wpe Wait For Port Enable
lbits:1 fmh Force Monitor State With Hard Address
lbits:1 fmn Force Monitor Non-participating State
lbits:1 dlm Disable Loop Master
lbits:1 dsa Disable Soft Address Selection
lbits:1 ilp Ignore LPB/LPE Primitive Sequences
{}
or fm_config2 (Offset 1F4) Frame Manager Configuration 2
<byte 8544>
ulong value As longword
endunion fm_config2 (Offset 1F4) Frame Manager Configuration 2
<byte 8548>
union pci_reg_1F8 (Offset 1F8) PCI MCTR/ROMCTR/RESERVED
<byte 8548>
{field (By field)}
<byte 8548>
{pci_rsvd1F8 ((Offset 1F8) Reserved)}
<byte 8548>
utiny value 
{}
<byte 8549>
{pci_rsvd1F9 ((Offset 1F9) Reserved)}
<byte 8549>
utiny value 
{}
<byte 8550>
union romctr (Offset 1FA) PCI ROM Control
<byte 8550>
{field (By field)}
<byte 8550>
tbits:1 vpp_en ROM VPP Enable
tbits:1 fla Flash Installed (read only)
tbits:1 rom ROM Installed (read only)
tbits:5 reserved Reserved
{}
or romctr (Offset 1FA) PCI ROM Control
<byte 8550>
utiny value As byte
endunion romctr (Offset 1FA) PCI ROM Control
<byte 8551>
union mctr (Offset 1FB) PCI Master Control
<byte 8551>
{field (By field)}
<byte 8551>
tbits:2 reserved1 Reserved
tbits:1 p64 PCI Present and Active
tbits:4 reserved Reserved
tbits:1 dlt Disable Latency Timer
{}
or mctr (Offset 1FB) PCI Master Control
<byte 8551>
utiny value As byte
endunion mctr (Offset 1FB) PCI Master Control
{}
or pci_reg_1F8 (Offset 1F8) PCI MCTR/ROMCTR/RESERVED
<byte 8548>
ulong value As longword
endunion pci_reg_1F8 (Offset 1F8) PCI MCTR/ROMCTR/RESERVED
<byte 8552>
union pci_reg_1FC (Offset 1FC) INTSTAT/INTEN/INTPEND/SOFTRST
<byte 8552>
{field (By field)}
<byte 8552>
union softrst (Offset 1FC) PCI Interface Reset Control
<byte 8552>
{field (By field)}
<byte 8552>
tbits:1 rst PCI Interface Soft Reset
tbits:7 reserved Reserved
{}
or softrst (Offset 1FC) PCI Interface Reset Control
<byte 8552>
utiny value As byte
endunion softrst (Offset 1FC) PCI Interface Reset Control
<byte 8553>
union intpend (Offset 1FD) PCI Interrupt Pending
<byte 8553>
{field (By field)}
<byte 8553>
tbits:1 per PCI Error Detected Interrupt
tbits:1 der Device Error Detected Interrupt
tbits:1 fint Function Interrupt
tbits:2 reserved1 Reserved
tbits:1 ube Unsupported Byte Enables
tbits:2 reserved Reserved
{}
or intpend (Offset 1FD) PCI Interrupt Pending
<byte 8553>
utiny value As byte
endunion intpend (Offset 1FD) PCI Interrupt Pending
<byte 8554>
union inten (Offset 1FE) PCI Interrupt Enable
<byte 8554>
{field (By field)}
<byte 8554>
tbits:1 per PCI Error Detected Interrupt
tbits:1 der Device Error Detected Interrupt
tbits:1 fint Function Interrupt
tbits:2 reserved1 Reserved
tbits:1 ube Unsupported Byte Enables
tbits:2 reserved Reserved
{}
or inten (Offset 1FE) PCI Interrupt Enable
<byte 8554>
utiny value As byte
endunion inten (Offset 1FE) PCI Interrupt Enable
<byte 8555>
union intstat (Offset 1FF) PCI Interrupt Status
<byte 8555>
{field (By field)}
<byte 8555>
tbits:1 per PCI Error Detected Interrupt
tbits:1 der Device Error Detected Interrupt
tbits:1 fint Function Interrupt
tbits:2 reserved1 Reserved
tbits:1 ube Unsupported Byte Enables
tbits:2 reserved Reserved
{}
or intstat (Offset 1FF) PCI Interrupt Status
<byte 8555>
utiny value As byte
endunion intstat (Offset 1FF) PCI Interrupt Status
{}
or pci_reg_1FC (Offset 1FC) INTSTAT/INTEN/INTPEND/SOFTRST
<byte 8552>
ulong value As longword
endunion pci_reg_1FC (Offset 1FC) INTSTAT/INTEN/INTPEND/SOFTRST
{}
endunion csr[3] Tachyon DX2+ CSR Registers
<byte 8556>
union csr[4] Tachyon DX2+ CSR Registers
<byte 8556>
ulong[128] csra Tachyon DX2+ CSR Registers As Longwords
or csr[4] Tachyon DX2+ CSR Registers
<byte 8556>
{csr (Tachyon DX2+ CSR Registers By Field)}
<byte 8556>
union erq_base (Offset 000) ERQ Base (write only)
<byte 8556>
{field (By field)}
<byte 8556>
lbits:32 address ERQ Base Address
{}
or erq_base (Offset 000) ERQ Base (write only)
<byte 8556>
ulong value As longword
endunion erq_base (Offset 000) ERQ Base (write only)
<byte 8560>
union erq_len (Offset 004) ERQ Length (write only)
<byte 8560>
{field (By field)}
<byte 8560>
lbits:12 length ERQ Length
lbits:20 reserved Reserved
{}
or erq_len (Offset 004) ERQ Length (write only)
<byte 8560>
ulong value As longword
endunion erq_len (Offset 004) ERQ Length (write only)
<byte 8564>
union erq_prod (Offset 008) ERQ Producer Index
<byte 8564>
{field (By field)}
<byte 8564>
lbits:12 index ERQ Producer Index
lbits:20 reserved Reserved
{}
or erq_prod (Offset 008) ERQ Producer Index
<byte 8564>
ulong value As longword
endunion erq_prod (Offset 008) ERQ Producer Index
<byte 8568>
union erq_cons_adr (Offset 00C) ERQ Consumer Index Address (write only)
<byte 8568>
{field (By field)}
<byte 8568>
lbits:32 address ERQ Consumer Index Address
{}
or erq_cons_adr (Offset 00C) ERQ Consumer Index Address (write only)
<byte 8568>
ulong value As longword
endunion erq_cons_adr (Offset 00C) ERQ Consumer Index Address (write only)
<byte 8572>
union erq_cons (Offset 010) ERQ Consumer Index
<byte 8572>
{field (By field)}
<byte 8572>
lbits:12 index ERQ Consumer Index
lbits:20 reserved Reserved
{}
or erq_cons (Offset 010) ERQ Consumer Index
<byte 8572>
ulong value As longword
endunion erq_cons (Offset 010) ERQ Consumer Index
<byte 8576>
{rsvd1[0] ((Offset 014-04F) Reserved)}
<byte 8576>
ulong value 
{}
<byte 8580>
{rsvd1[1] ((Offset 014-04F) Reserved)}
<byte 8580>
ulong value 
{}
<byte 8584>
{rsvd1[2] ((Offset 014-04F) Reserved)}
<byte 8584>
ulong value 
{}
<byte 8588>
{rsvd1[3] ((Offset 014-04F) Reserved)}
<byte 8588>
ulong value 
{}
<byte 8592>
{rsvd1[4] ((Offset 014-04F) Reserved)}
<byte 8592>
ulong value 
{}
<byte 8596>
{rsvd1[5] ((Offset 014-04F) Reserved)}
<byte 8596>
ulong value 
{}
<byte 8600>
{rsvd1[6] ((Offset 014-04F) Reserved)}
<byte 8600>
ulong value 
{}
<byte 8604>
{rsvd1[7] ((Offset 014-04F) Reserved)}
<byte 8604>
ulong value 
{}
<byte 8608>
{rsvd1[8] ((Offset 014-04F) Reserved)}
<byte 8608>
ulong value 
{}
<byte 8612>
{rsvd1[9] ((Offset 014-04F) Reserved)}
<byte 8612>
ulong value 
{}
<byte 8616>
{rsvd1[10] ((Offset 014-04F) Reserved)}
<byte 8616>
ulong value 
{}
<byte 8620>
{rsvd1[11] ((Offset 014-04F) Reserved)}
<byte 8620>
ulong value 
{}
<byte 8624>
{rsvd1[12] ((Offset 014-04F) Reserved)}
<byte 8624>
ulong value 
{}
<byte 8628>
{rsvd1[13] ((Offset 014-04F) Reserved)}
<byte 8628>
ulong value 
{}
<byte 8632>
{rsvd1[14] ((Offset 014-04F) Reserved)}
<byte 8632>
ulong value 
{}
<byte 8636>
union sfq_base (Offset 050) SFQ Base (write only)
<byte 8636>
{field (By field)}
<byte 8636>
lbits:32 address SFQ Base Address
{}
or sfq_base (Offset 050) SFQ Base (write only)
<byte 8636>
ulong value As longword
endunion sfq_base (Offset 050) SFQ Base (write only)
<byte 8640>
union sfq_len (Offset 054) SFQ Length (write only)
<byte 8640>
{field (By field)}
<byte 8640>
lbits:12 length SFQ Length
lbits:20 reserved Reserved
{}
or sfq_len (Offset 054) SFQ Length (write only)
<byte 8640>
ulong value As longword
endunion sfq_len (Offset 054) SFQ Length (write only)
<byte 8644>
union sfq_cons (Offset 058) SFQ Consumer Index
<byte 8644>
{field (By field)}
<byte 8644>
lbits:12 index SFQ Consumer Index
lbits:20 reserved Reserved
{}
or sfq_cons (Offset 058) SFQ Consumer Index
<byte 8644>
ulong value As longword
endunion sfq_cons (Offset 058) SFQ Consumer Index
<byte 8648>
{rsvd2[0] ((Offset 05C-07B) Reserved)}
<byte 8648>
ulong value 
{}
<byte 8652>
{rsvd2[1] ((Offset 05C-07B) Reserved)}
<byte 8652>
ulong value 
{}
<byte 8656>
{rsvd2[2] ((Offset 05C-07B) Reserved)}
<byte 8656>
ulong value 
{}
<byte 8660>
{rsvd2[3] ((Offset 05C-07B) Reserved)}
<byte 8660>
ulong value 
{}
<byte 8664>
{rsvd2[4] ((Offset 05C-07B) Reserved)}
<byte 8664>
ulong value 
{}
<byte 8668>
{rsvd2[5] ((Offset 05C-07B) Reserved)}
<byte 8668>
ulong value 
{}
<byte 8672>
{rsvd2[6] ((Offset 05C-07B) Reserved)}
<byte 8672>
ulong value 
{}
<byte 8676>
{rsvd2[7] ((Offset 05C-07B) Reserved)}
<byte 8676>
ulong value 
{}
<byte 8680>
union int_delay_timer (Offset 07C) Interrupt Delay Timer (write only)
<byte 8680>
{field (By field)}
<byte 8680>
lbits:4 timer Interrupt Timer Value
lbits:3 reserved Reserved
lbits:1 ihf Interrupt when IMQ Half Full
lbits:24 reserved1 Reserved
{}
or int_delay_timer (Offset 07C) Interrupt Delay Timer (write only)
<byte 8680>
ulong value As longword
endunion int_delay_timer (Offset 07C) Interrupt Delay Timer (write only)
<byte 8684>
union imq_base (Offset 080) IMQ Base (write only)
<byte 8684>
{field (By field)}
<byte 8684>
lbits:32 address IMQ Base Address
{}
or imq_base (Offset 080) IMQ Base (write only)
<byte 8684>
ulong value As longword
endunion imq_base (Offset 080) IMQ Base (write only)
<byte 8688>
union imq_len (Offset 084) IMQ Length (write only)
<byte 8688>
{field (By field)}
<byte 8688>
lbits:12 length IMQ Length
lbits:20 reserved Reserved
{}
or imq_len (Offset 084) IMQ Length (write only)
<byte 8688>
ulong value As longword
endunion imq_len (Offset 084) IMQ Length (write only)
<byte 8692>
union imq_cons (Offset 088) IMQ Consumer Index
<byte 8692>
{field (By field)}
<byte 8692>
lbits:12 index IMQ Consumer Index
lbits:20 reserved Reserved
{}
or imq_cons (Offset 088) IMQ Consumer Index
<byte 8692>
ulong value As longword
endunion imq_cons (Offset 088) IMQ Consumer Index
<byte 8696>
union imq_prod_adr (Offset 08C) IMQ Producer Index Address (write only)
<byte 8696>
{field (By field)}
<byte 8696>
lbits:32 address IMQ Producer Index Address
{}
or imq_prod_adr (Offset 08C) IMQ Producer Index Address (write only)
<byte 8696>
ulong value As longword
endunion imq_prod_adr (Offset 08C) IMQ Producer Index Address (write only)
<byte 8700>
{rsvd3[0] ((Offset 090-0FC) Reserved)}
<byte 8700>
ulong value 
{}
<byte 8704>
{rsvd3[1] ((Offset 090-0FC) Reserved)}
<byte 8704>
ulong value 
{}
<byte 8708>
{rsvd3[2] ((Offset 090-0FC) Reserved)}
<byte 8708>
ulong value 
{}
<byte 8712>
{rsvd3[3] ((Offset 090-0FC) Reserved)}
<byte 8712>
ulong value 
{}
<byte 8716>
{rsvd3[4] ((Offset 090-0FC) Reserved)}
<byte 8716>
ulong value 
{}
<byte 8720>
{rsvd3[5] ((Offset 090-0FC) Reserved)}
<byte 8720>
ulong value 
{}
<byte 8724>
{rsvd3[6] ((Offset 090-0FC) Reserved)}
<byte 8724>
ulong value 
{}
<byte 8728>
{rsvd3[7] ((Offset 090-0FC) Reserved)}
<byte 8728>
ulong value 
{}
<byte 8732>
{rsvd3[8] ((Offset 090-0FC) Reserved)}
<byte 8732>
ulong value 
{}
<byte 8736>
{rsvd3[9] ((Offset 090-0FC) Reserved)}
<byte 8736>
ulong value 
{}
<byte 8740>
{rsvd3[10] ((Offset 090-0FC) Reserved)}
<byte 8740>
ulong value 
{}
<byte 8744>
{rsvd3[11] ((Offset 090-0FC) Reserved)}
<byte 8744>
ulong value 
{}
<byte 8748>
{rsvd3[12] ((Offset 090-0FC) Reserved)}
<byte 8748>
ulong value 
{}
<byte 8752>
{rsvd3[13] ((Offset 090-0FC) Reserved)}
<byte 8752>
ulong value 
{}
<byte 8756>
{rsvd3[14] ((Offset 090-0FC) Reserved)}
<byte 8756>
ulong value 
{}
<byte 8760>
{rsvd3[15] ((Offset 090-0FC) Reserved)}
<byte 8760>
ulong value 
{}
<byte 8764>
{rsvd3[16] ((Offset 090-0FC) Reserved)}
<byte 8764>
ulong value 
{}
<byte 8768>
{rsvd3[17] ((Offset 090-0FC) Reserved)}
<byte 8768>
ulong value 
{}
<byte 8772>
{rsvd3[18] ((Offset 090-0FC) Reserved)}
<byte 8772>
ulong value 
{}
<byte 8776>
{rsvd3[19] ((Offset 090-0FC) Reserved)}
<byte 8776>
ulong value 
{}
<byte 8780>
{rsvd3[20] ((Offset 090-0FC) Reserved)}
<byte 8780>
ulong value 
{}
<byte 8784>
{rsvd3[21] ((Offset 090-0FC) Reserved)}
<byte 8784>
ulong value 
{}
<byte 8788>
{rsvd3[22] ((Offset 090-0FC) Reserved)}
<byte 8788>
ulong value 
{}
<byte 8792>
{rsvd3[23] ((Offset 090-0FC) Reserved)}
<byte 8792>
ulong value 
{}
<byte 8796>
{rsvd3[24] ((Offset 090-0FC) Reserved)}
<byte 8796>
ulong value 
{}
<byte 8800>
{rsvd3[25] ((Offset 090-0FC) Reserved)}
<byte 8800>
ulong value 
{}
<byte 8804>
{rsvd3[26] ((Offset 090-0FC) Reserved)}
<byte 8804>
ulong value 
{}
<byte 8808>
{rsvd3[27] ((Offset 090-0FC) Reserved)}
<byte 8808>
ulong value 
{}
<byte 8812>
union fm_config3 (Offset 100) Frame Manager Configuration 3
<byte 8812>
{field (By field)}
<byte 8812>
lbits:6 bec Termination Receive
lbits:3 reserved4 Reserved
lbits:1 xrb Wrapback
lbits:2 reserved Reserved
lbits:3 xem Output pre-emphasis
lbits:4 reserved1 Reserved
lbits:1 mustbe1 Must be 1
lbits:1 stb Start BERT
lbits:1 enb Enable BERT
lbits:2 sdm Signal differential mode
lbits:2 rxs Receiver Speed
lbits:2 txs Transmitter Speed
lbits:1 reserved3 Reserved
lbits:1 xlr Force iTR to lock reference clock
lbits:1 reserved0 Reserved
lbits:1 xcv Type of Transceiver
{}
or fm_config3 (Offset 100) Frame Manager Configuration 3
<byte 8812>
ulong value As longword
endunion fm_config3 (Offset 100) Frame Manager Configuration 3
<byte 8816>
union fm_statuss (Offset 104) Frame Manager Status Shadow (read only)
<byte 8816>
{field (By field)}
<byte 8816>
lbits:4 psm Port State Machine
lbits:4 lsm Loop State Machine
lbits:1 ldn Link Down
lbits:1 lup Link Up
lbits:1 es Elastic Store Error
lbits:1 ce Credit Error
lbits:1 lf Link Failure
lbits:1 lg Login Required
lbits:1 ptx Primitive Transmitted
lbits:1 prx Primitive Received
lbits:1 ba Bad AL_PA
lbits:1 lpf LIPf
lbits:1 sto State Time-out
lbits:1 ols OLS/NOS Received
lbits:1 lpb Loop Port Bypass (LPB) Primitive Sequence Received
lbits:1 lpe Loop Port Enable (LPE) Primitive Sequence Received
lbits:1 drs Directed LIP Sequence Received
lbits:1 reserved Reserved
lbits:1 ls Loss of Signal
lbits:1 os Out of Synchronization
lbits:1 flt Link Fault
lbits:1 reserved1 Reserved
lbits:1 byp Node Bypassed
lbits:1 np Non-Participating
lbits:1 tp Transmit Parity Error
lbits:1 lp Loop
{}
or fm_statuss (Offset 104) Frame Manager Status Shadow (read only)
<byte 8816>
ulong value As longword
endunion fm_statuss (Offset 104) Frame Manager Status Shadow (read only)
<byte 8820>
{rsvd3a[0] ((Offset 108-10f) Reserved)}
<byte 8820>
ulong value 
{}
<byte 8824>
{rsvd3a[1] ((Offset 108-10f) Reserved)}
<byte 8824>
ulong value 
{}
<byte 8828>
union sfp_cmd_status (Offset 110) SFP command and status
<byte 8828>
{field (No description available)}
<byte 8828>
lbits:1 gna Generate NACK
lbits:1 rts Reset Slave
lbits:1 wrc Write command
lbits:1 rdc Read command
lbits:1 gst Generate Stop
lbits:1 sta Generate Start
lbits:2 reserved1 Reserved
lbits:1 rna Received NACK
lbits:1 sby SFP Busy
lbits:1 tip Transfer in progress
lbits:9 reserved Reserved
lbits:12 lp Clock Divisor
{}
or sfp_cmd_status (Offset 110) SFP command and status
<byte 8828>
ulong value 
endunion sfp_cmd_status (Offset 110) SFP command and status
<byte 8832>
union sfp_data (Offset 114) SFP data
<byte 8832>
{field (By field)}
<byte 8832>
lbits:8 sfpd SFPD Transmit
lbits:24 reserved Reserved
{}
or sfp_data (Offset 114) SFP data
<byte 8832>
ulong value As longword
endunion sfp_data (Offset 114) SFP data
<byte 8836>
union fm_config4 (Offset 118) Frame Manager Configuration 4
<byte 8836>
{field (By field)}
<byte 8836>
lbits:1 tbe Transmit Link BIST error
lbits:1 tlr Transmit Link BIST reset
lbits:1 tle Transmit Link BIST enable
lbits:1 rbe Receive Link BIST error
lbits:1 rll Receive Link BIST loop-back
lbits:1 rlr Receive Link BIST reset
lbits:1 rle Receive Link BIST enable
lbits:7 reserved3 Reserved
lbits:1 ipl ITR PPL Lock
lbits:1 reserved2 Reserved
lbits:1 dtf Disable transceiver LOS filter
lbits:1 dtl Disable transceiver LOS
lbits:1 dsr Disable iTR RXLOS
lbits:1 ttd Transceiver Tx Disable
lbits:2 reserved1 Reserved
lbits:1 rfl Receive ast Lock Disable
lbits:9 reserved Reserved
{}
or fm_config4 (Offset 118) Frame Manager Configuration 4
<byte 8836>
ulong value As longword
endunion fm_config4 (Offset 118) Frame Manager Configuration 4
<byte 8840>
union fm_config5 (Offset 11C) Frame Manager Configuration 5
<byte 8840>
{field (By field)}
<byte 8840>
lbits:32 reserved Reserved
{}
or fm_config5 (Offset 11C) Frame Manager Configuration 5
<byte 8840>
ulong value As longword
endunion fm_config5 (Offset 11C) Frame Manager Configuration 5
<byte 8844>
{rsvd3b[0] ((Offset 120-13F) Reserved)}
<byte 8844>
ulong value 
{}
<byte 8848>
{rsvd3b[1] ((Offset 120-13F) Reserved)}
<byte 8848>
ulong value 
{}
<byte 8852>
{rsvd3b[2] ((Offset 120-13F) Reserved)}
<byte 8852>
ulong value 
{}
<byte 8856>
{rsvd3b[3] ((Offset 120-13F) Reserved)}
<byte 8856>
ulong value 
{}
<byte 8860>
{rsvd3b[4] ((Offset 120-13F) Reserved)}
<byte 8860>
ulong value 
{}
<byte 8864>
{rsvd3b[5] ((Offset 120-13F) Reserved)}
<byte 8864>
ulong value 
{}
<byte 8868>
{rsvd3b[6] ((Offset 120-13F) Reserved)}
<byte 8868>
ulong value 
{}
<byte 8872>
{rsvd3b[7] ((Offset 120-13F) Reserved)}
<byte 8872>
ulong value 
{}
<byte 8876>
union sest_base (Offset 140) SEST Base (write only)
<byte 8876>
{field (By field)}
<byte 8876>
lbits:32 address SEST Base Address
{}
or sest_base (Offset 140) SEST Base (write only)
<byte 8876>
ulong value As longword
endunion sest_base (Offset 140) SEST Base (write only)
<byte 8880>
union sest_len (Offset 144) SEST Length (write only)
<byte 8880>
{field (By field)}
<byte 8880>
lbits:16 length SEST Length
lbits:16 reserved Reserved
{}
or sest_len (Offset 144) SEST Length (write only)
<byte 8880>
ulong value As longword
endunion sest_len (Offset 144) SEST Length (write only)
<byte 8884>
{rsvd4 ((Offset 148) Reserved)}
<byte 8884>
ulong value 
{}
<byte 8888>
union scsi_link_lst (Offset 14C) SCSI Linked List Head and Tail
<byte 8888>
{field (By field)}
<byte 8888>
lbits:16 tail Tail
lbits:16 head Head
{}
or scsi_link_lst (Offset 14C) SCSI Linked List Head and Tail
<byte 8888>
ulong value As longword
endunion scsi_link_lst (Offset 14C) SCSI Linked List Head and Tail
<byte 8892>
union prog_addr (Offset 150) Programmable Address register
<byte 8892>
{field (By field)}
<byte 8892>
lbits:20 ra ROM/RAM address
lbits:11 reserved Reserved
lbits:1 inc Increment
{}
or prog_addr (Offset 150) Programmable Address register
<byte 8892>
ulong value As longword
endunion prog_addr (Offset 150) Programmable Address register
<byte 8896>
union prog_data (Offset 154) programmable data register
<byte 8896>
{field (By field)}
<byte 8896>
lbits:32 pdr Programmable data
{}
or prog_data (Offset 154) programmable data register
<byte 8896>
ulong value As longword
endunion prog_data (Offset 154) programmable data register
<byte 8900>
{rsvd5[0] ((Offset 158-15F) Reserved)}
<byte 8900>
ulong value 
{}
<byte 8904>
{rsvd5[1] ((Offset 158-15F) Reserved)}
<byte 8904>
ulong value 
{}
<byte 8908>
union int_mess_adr (Offset 160) Interrupt Message Address (write only)
<byte 8908>
{field (By field)}
<byte 8908>
lbits:32 address Interrupt Message Address
{}
or int_mess_adr (Offset 160) Interrupt Message Address (write only)
<byte 8908>
ulong value As longword
endunion int_mess_adr (Offset 160) Interrupt Message Address (write only)
<byte 8912>
union int_mess_value (Offset 164) Interrupt Message Value (write only)
<byte 8912>
{field (By field)}
<byte 8912>
lbits:32 value Interrupt Message Value
{}
or int_mess_value (Offset 164) Interrupt Message Value (write only)
<byte 8912>
ulong value As longword
endunion int_mess_value (Offset 164) Interrupt Message Value (write only)
<byte 8916>
union sgl_page_len (Offset 168) Scatter/Gather List Page Length (write only)
<byte 8916>
{field (By field)}
<byte 8916>
lbits:8 length SGL Page Length
lbits:24 reserved Reserved
{}
or sgl_page_len (Offset 168) Scatter/Gather List Page Length (write only)
<byte 8916>
ulong value As longword
endunion sgl_page_len (Offset 168) Scatter/Gather List Page Length (write only)
<byte 8920>
union my_id (Offset 16C) My ID
<byte 8920>
{field (By field)}
<byte 8920>
lbits:24 id My ID
lbits:8 reserved Reserved
{}
or my_id (Offset 16C) My ID
<byte 8920>
ulong value As longword
endunion my_id (Offset 16C) My ID
<byte 8924>
union gpio (Offset 170) General Purpose I/O
<byte 8924>
{field (By field)}
<byte 8924>
lbits:1 gc0 General Purpose Control 0
lbits:1 gc1 General Purpose Control 1
lbits:1 gc2 General Purpose Control 2
lbits:1 gc3 General Purpose Control 3
lbits:1 gc4 General Purpose Control 4
lbits:1 gc5 General Purpose Control 5
lbits:1 gc6 General Purpose Control 6
lbits:1 gc7 General Purpose Control 7
lbits:8 reserved Reserved
lbits:1 gp0 General Purpose I/O 0
lbits:1 gp1 General Purpose I/O 1
lbits:1 gp2 General Purpose I/O 2
lbits:1 gp3 General Purpose I/O 3
lbits:1 gp4 General Purpose I/O 4
lbits:1 gp5 General Purpose I/O 5
lbits:1 gp6 General Purpose I/O 6
lbits:1 gp7 General Purpose I/O 7
lbits:8 reserved1 Reserved
{}
or gpio (Offset 170) General Purpose I/O
<byte 8924>
ulong value As longword
endunion gpio (Offset 170) General Purpose I/O
<byte 8928>
{rsvd6a ((Offset 174-177) Reserved)}
<byte 8928>
ulong value 
{}
<byte 8932>
union edc_config (Offset 178) EDC Configuration Register
<byte 8932>
{field (By field)}
<byte 8932>
lbits:16 io_seed Starting Seed
lbits:16 reserved Reserved
{}
or edc_config (Offset 178) EDC Configuration Register
<byte 8932>
ulong value As longword
endunion edc_config (Offset 178) EDC Configuration Register
<byte 8936>
union dx4_config3 (Offset 17C) DX4 Configuration Register 3
<byte 8936>
{field (By field)}
<byte 8936>
lbits:9 pfs2 Programmable Frame size field 2
lbits:9 pfs3 Programmable Frame size field 3
lbits:9 pfs4 Programmable Frame size field 4
lbits:5 reserved Reserved
{}
or dx4_config3 (Offset 17C) DX4 Configuration Register 3
<byte 8936>
ulong value As longword
endunion dx4_config3 (Offset 17C) DX4 Configuration Register 3
<byte 8940>
union tach_config2 (Offset 180) Tachyon DX2+ Configuration 2
<byte 8940>
{field (By field)}
<byte 8940>
lbits:9 pfs Programmable Frame Size
lbits:15 reserved Reserved
lbits:8 esi_range Exchange_ID Signaled Interrupt Range
{}
or tach_config2 (Offset 180) Tachyon DX2+ Configuration 2
<byte 8940>
ulong value As longword
endunion tach_config2 (Offset 180) Tachyon DX2+ Configuration 2
<byte 8944>
union tach_config (Offset 184) Tachyon DX2+ Configuration 1
<byte 8944>
{field (By field)}
<byte 8944>
lbits:1 fad FCP Assist Disable
lbits:1 ino In Order
lbits:1 dof Discard OOO FCP Frames
lbits:1 fua FCP Unassisted ACK Enable
lbits:1 ime Interrupt Message Enable
lbits:1 fab Fabric
lbits:1 sic S_ID Copy Enable
lbits:1 eqs Equal Service
lbits:2 reserved Reserved
lbits:1 aks Automatic ACK
lbits:1 ddf Disable Delayed Freeze
lbits:1 ebe Enable Big Endian Mode
lbits:11 reserved1 Reserved
lbits:1 fc2 FCP Class 2 Reassembly Enable
lbits:1 reserved2 Reserved
lbits:1 sdf Save Discarded Frames
lbits:1 rde Response Detect Enable
lbits:1 dam Default ACK Model
lbits:2 reserved3 Reserved
lbits:1 m66 66 MHz Enabled
{}
or tach_config (Offset 184) Tachyon DX2+ Configuration 1
<byte 8944>
ulong value As longword
endunion tach_config (Offset 184) Tachyon DX2+ Configuration 1
<byte 8948>
union tach_control (Offset 188) Tachyon DX2+ Control
<byte 8948>
{field (By field)}
<byte 8948>
lbits:1 gc0 General Purpose Control 0
lbits:1 gc1 General Purpose Control 1
lbits:1 gc2 General Purpose Control 2
lbits:1 gc3 General Purpose Control 3
lbits:1 gc4 General Purpose Control 4
lbits:3 reserved Reserved
lbits:1 feq Freeze ERQ
lbits:1 ffa Freeze FCP Assists
lbits:2 reserved1 Reserved
lbits:1 fis Freeze Inbound FCP Assists When Frame Placed in SFQ
lbits:1 fib Freeze Inbound FCP Assists
lbits:2 reserved2 Reserved
lbits:1 req Resume ERQ
lbits:1 rif Resume Inbound FCP Assists
lbits:1 rof Resume Outbound FCP Assists
lbits:12 reserved3 Reserved
lbits:1 crs Core Reset
{}
or tach_control (Offset 188) Tachyon DX2+ Control
<byte 8948>
ulong value As longword
endunion tach_control (Offset 188) Tachyon DX2+ Control
<byte 8952>
union tach_status (Offset 18C) Tachyon DX2+ Status
<byte 8952>
{field (By field)}
<byte 8952>
lbits:1 gp0 General Purpose I/O 0
lbits:1 gp1 General Purpose I/O 1
lbits:1 gp2 General Purpose I/O 2
lbits:1 gp3 General Purpose I/O 3
lbits:1 gp4 General Purpose Input 4
lbits:5 reserved Reserved
lbits:1 ipe Inbound Parity Error
lbits:1 ope Outbound Parity Error
lbits:4 reserved1 Reserved
lbits:1 eqf ERQ Frozen
lbits:1 iff Inbound FCP Assists Frozen
lbits:1 off Outbound FCP Assists Frozen
lbits:4 reserved2 Reserved
lbits:1 ifce Inbound FIFO CRC Error
lbits:1 ofce Outbound FIFO CRC Error
lbits:1 m66 66 Mhz Enabled
lbits:1 ile Inbound Link Control FIFO Empty
lbits:1 ole Outbound Link Control List Empty
lbits:1 ife Inbound FIFO Empty
lbits:1 ofe Outbound FIFO Empty
lbits:1 imf IMQ Full
lbits:1 ssf SFQ Full
{}
or tach_status (Offset 18C) Tachyon DX2+ Status
<byte 8952>
ulong value As longword
endunion tach_status (Offset 18C) Tachyon DX2+ Status
<byte 8956>
{rsvd7 ((Offset 190) Reserved)}
<byte 8956>
ulong value 
{}
<byte 8960>
union hi_pri_send1 (Offset 194) High Priority Send 1 (write only)
<byte 8960>
{field (By field)}
<byte 8960>
lbits:12 length Frame Length
lbits:7 reserved Reserved
lbits:12 upper_addr Frame Upper Address
lbits:1 reserved1 Reserved
{}
or hi_pri_send1 (Offset 194) High Priority Send 1 (write only)
<byte 8960>
ulong value As longword
endunion hi_pri_send1 (Offset 194) High Priority Send 1 (write only)
<byte 8964>
union hi_pri_send2 (Offset 198) High Priority Send 2 (write only)
<byte 8964>
{field (By field)}
<byte 8964>
lbits:12 length Frame Length
lbits:7 reserved Reserved
lbits:12 upper_addr Frame Upper Address
lbits:1 reserved1 Reserved
{}
or hi_pri_send2 (Offset 198) High Priority Send 2 (write only)
<byte 8964>
ulong value As longword
endunion hi_pri_send2 (Offset 198) High Priority Send 2 (write only)
<byte 8968>
union inbound_rstat1 (Offset 19C) Inbound Resource Status 1
<byte 8968>
{field (By field)}
<byte 8968>
lbits:24 reserved Reserved
lbits:8 sest_lru_count SEST LRU Count
{}
or inbound_rstat1 (Offset 19C) Inbound Resource Status 1
<byte 8968>
ulong value As longword
endunion inbound_rstat1 (Offset 19C) Inbound Resource Status 1
<byte 8972>
union inbound_rstat2 (Offset 1A0) Inbound Resource Status 2
<byte 8972>
{field (By field)}
<byte 8972>
lbits:8 discd_frames Discarded Frame Count
lbits:24 reserved Reserved
{}
or inbound_rstat2 (Offset 1A0) Inbound Resource Status 2
<byte 8972>
ulong value As longword
endunion inbound_rstat2 (Offset 1A0) Inbound Resource Status 2
<byte 8976>
union ee_cr_z_tmr_thr (Offset 1A4) EE_Credit Zero Timer Threshold (write only)
<byte 8976>
{field (By field)}
<byte 8976>
lbits:28 threshold EE_Credit Zero Timer Threshold
lbits:4 reserved Reserved
{}
or ee_cr_z_tmr_thr (Offset 1A4) EE_Credit Zero Timer Threshold (write only)
<byte 8976>
ulong value As longword
endunion ee_cr_z_tmr_thr (Offset 1A4) EE_Credit Zero Timer Threshold (write only)
<byte 8980>
union up_data_addr (Offset 1A8) Upper Data Address (write only)
<byte 8980>
{field (By field)}
<byte 8980>
lbits:12 reserved Reserved
lbits:1 upper_addr1 Upper Data Address--44 bit data space
lbits:19 upper_addr Upper Data Address
{}
or up_data_addr (Offset 1A8) Upper Data Address (write only)
<byte 8980>
ulong value As longword
endunion up_data_addr (Offset 1A8) Upper Data Address (write only)
<byte 8984>
union up_ctrl_addr (Offset 1AC) Upper Control Address (write only)
<byte 8984>
{field (By field)}
<byte 8984>
lbits:32 upper_addr Upper Control Address
{}
or up_ctrl_addr (Offset 1AC) Upper Control Address (write only)
<byte 8984>
ulong value As longword
endunion up_ctrl_addr (Offset 1AC) Upper Control Address (write only)
<byte 8988>
union dyn_half_dup3 (Offset 1B0) Dynamic Half Duplex 3
<byte 8988>
{field (By field)}
<byte 8988>
lbits:1 ef AL_PA 0xEF DHD Login Information
lbits:1 e8 AL_PA 0xE8 DHD Login Information
lbits:1 e4 AL_PA 0xE4 DHD Login Information
lbits:1 e2 AL_PA 0xE2 DHD Login Information
lbits:1 e1 AL_PA 0xE1 DHD Login Information
lbits:1 e0 AL_PA 0xE0 DHD Login Information
lbits:1 dc AL_PA 0xDC DHD Login Information
lbits:1 da AL_PA 0xDA DHD Login Information
lbits:1 d9 AL_PA 0xD9 DHD Login Information
lbits:1 d6 AL_PA 0xD6 DHD Login Information
lbits:1 d5 AL_PA 0xD5 DHD Login Information
lbits:1 d4 AL_PA 0xD4 DHD Login Information
lbits:1 d3 AL_PA 0xD3 DHD Login Information
lbits:1 d2 AL_PA 0xD2 DHD Login Information
lbits:1 d1 AL_PA 0xD1 DHD Login Information
lbits:1 ce AL_PA 0xCE DHD Login Information
lbits:1 cd AL_PA 0xCD DHD Login Information
lbits:1 cc AL_PA 0xCC DHD Login Information
lbits:1 cb AL_PA 0xCB DHD Login Information
lbits:1 ca AL_PA 0xCA DHD Login Information
lbits:1 c9 AL_PA 0xC9 DHD Login Information
lbits:1 c7 AL_PA 0xC7 DHD Login Information
lbits:1 c6 AL_PA 0xC6 DHD Login Information
lbits:1 c5 AL_PA 0xC5 DHD Login Information
lbits:1 c3 AL_PA 0xC3 DHD Login Information
lbits:1 bc AL_PA 0xBC DHD Login Information
lbits:1 ba AL_PA 0xBA DHD Login Information
lbits:1 b9 AL_PA 0xB9 DHD Login Information
lbits:1 b6 AL_PA 0xB6 DHD Login Information
lbits:1 b5 AL_PA 0xB5 DHD Login Information
lbits:1 b4 AL_PA 0xB4 DHD Login Information
lbits:1 b3 AL_PA 0xB3 DHD Login Information
{}
or dyn_half_dup3 (Offset 1B0) Dynamic Half Duplex 3
<byte 8988>
ulong value As longword
endunion dyn_half_dup3 (Offset 1B0) Dynamic Half Duplex 3
<byte 8992>
union dyn_half_dup2 (Offset 1B4) Dynamic Half Duplex 2
<byte 8992>
{field (By field)}
<byte 8992>
lbits:1 alpab2 AL_PA 0xB2 DHD Login Information
lbits:1 alpab1 AL_PA 0xB1 DHD Login Information
lbits:1 alpaae AL_PA 0xAE DHD Login Information
lbits:1 alpaad AL_PA 0xAD DHD Login Information
lbits:1 alpaac AL_PA 0xAC DHD Login Information
lbits:1 alpaab AL_PA 0xAB DHD Login Information
lbits:1 alpaaa AL_PA 0xAA DHD Login Information
lbits:1 alpaa9 AL_PA 0xA9 DHD Login Information
lbits:1 alpaa7 AL_PA 0xA7 DHD Login Information
lbits:1 alpaa6 AL_PA 0xA6 DHD Login Information
lbits:1 alpaa5 AL_PA 0xA5 DHD Login Information
lbits:1 alpaa3 AL_PA 0xA3 DHD Login Information
lbits:1 alpa9f AL_PA 0x9F DHD Login Information
lbits:1 alpa9e AL_PA 0x9E DHD Login Information
lbits:1 alpa9d AL_PA 0x9D DHD Login Information
lbits:1 alpa9b AL_PA 0x9B DHD Login Information
lbits:1 alpa98 AL_PA 0x98 DHD Login Information
lbits:1 alpa97 AL_PA 0x97 DHD Login Information
lbits:1 alpa90 AL_PA 0x90 DHD Login Information
lbits:1 alpa8f AL_PA 0x8F DHD Login Information
lbits:1 alpa88 AL_PA 0x88 DHD Login Information
lbits:1 alpa84 AL_PA 0x84 DHD Login Information
lbits:1 alpa82 AL_PA 0x82 DHD Login Information
lbits:1 alpa81 AL_PA 0x81 DHD Login Information
lbits:1 alpa80 AL_PA 0x80 DHD Login Information
lbits:1 alpa7c AL_PA 0x7C DHD Login Information
lbits:1 alpa7a AL_PA 0x7A DHD Login Information
lbits:1 alpa79 AL_PA 0x79 DHD Login Information
lbits:1 alpa76 AL_PA 0x76 DHD Login Information
lbits:1 alpa75 AL_PA 0x75 DHD Login Information
lbits:1 alpa74 AL_PA 0x74 DHD Login Information
lbits:1 alpa73 AL_PA 0x73 DHD Login Information
{}
or dyn_half_dup2 (Offset 1B4) Dynamic Half Duplex 2
<byte 8992>
ulong value As longword
endunion dyn_half_dup2 (Offset 1B4) Dynamic Half Duplex 2
<byte 8996>
union dyn_half_dup1 (Offset 1B8) Dynamic Half Duplex 1
<byte 8996>
{field (By field)}
<byte 8996>
lbits:1 alpa72 AL_PA 0x72 DHD Login Information
lbits:1 alpa71 AL_PA 0x71 DHD Login Information
lbits:1 alpa6e AL_PA 0x6E DHD Login Information
lbits:1 alpa6d AL_PA 0x6D DHD Login Information
lbits:1 alpa6c AL_PA 0x6C DHD Login Information
lbits:1 alpa6b AL_PA 0x6B DHD Login Information
lbits:1 alpa6a AL_PA 0x6A DHD Login Information
lbits:1 alpa69 AL_PA 0x69 DHD Login Information
lbits:1 alpa67 AL_PA 0x67 DHD Login Information
lbits:1 alpa66 AL_PA 0x66 DHD Login Information
lbits:1 alpa65 AL_PA 0x65 DHD Login Information
lbits:1 alpa63 AL_PA 0x63 DHD Login Information
lbits:1 alpa5c AL_PA 0x5C DHD Login Information
lbits:1 alpa5a AL_PA 0x5A DHD Login Information
lbits:1 alpa59 AL_PA 0x59 DHD Login Information
lbits:1 alpa56 AL_PA 0x56 DHD Login Information
lbits:1 alpa55 AL_PA 0x55 DHD Login Information
lbits:1 alpa54 AL_PA 0x54 DHD Login Information
lbits:1 alpa53 AL_PA 0x53 DHD Login Information
lbits:1 alpa52 AL_PA 0x52 DHD Login Information
lbits:1 alpa51 AL_PA 0x51 DHD Login Information
lbits:1 alpa4e AL_PA 0x4E DHD Login Information
lbits:1 alpa4d AL_PA 0x4D DHD Login Information
lbits:1 alpa4c AL_PA 0x4C DHD Login Information
lbits:1 alpa4b AL_PA 0x4B DHD Login Information
lbits:1 alpa4a AL_PA 0x4A DHD Login Information
lbits:1 alpa49 AL_PA 0x49 DHD Login Information
lbits:1 alpa47 AL_PA 0x47 DHD Login Information
lbits:1 alpa46 AL_PA 0x46 DHD Login Information
lbits:1 alpa45 AL_PA 0x45 DHD Login Information
lbits:1 alpa43 AL_PA 0x43 DHD Login Information
lbits:1 alpa3c AL_PA 0x3C DHD Login Information
{}
or dyn_half_dup1 (Offset 1B8) Dynamic Half Duplex 1
<byte 8996>
ulong value As longword
endunion dyn_half_dup1 (Offset 1B8) Dynamic Half Duplex 1
<byte 9000>
union dyn_half_dup0 (Offset 1BC) Dynamic Half Duplex 0
<byte 9000>
{field (By field)}
<byte 9000>
lbits:1 alpa3a AL_PA 0x3A DHD Login Information
lbits:1 alpa39 AL_PA 0x39 DHD Login Information
lbits:1 alpa36 AL_PA 0x36 DHD Login Information
lbits:1 alpa35 AL_PA 0x35 DHD Login Information
lbits:1 alpa34 AL_PA 0x34 DHD Login Information
lbits:1 alpa33 AL_PA 0x33 DHD Login Information
lbits:1 alpa32 AL_PA 0x32 DHD Login Information
lbits:1 alpa31 AL_PA 0x31 DHD Login Information
lbits:1 alpa2e AL_PA 0x2E DHD Login Information
lbits:1 alpa2d AL_PA 0x2D DHD Login Information
lbits:1 alpa2c AL_PA 0x2C DHD Login Information
lbits:1 alpa2b AL_PA 0x2B DHD Login Information
lbits:1 alpa2a AL_PA 0x2A DHD Login Information
lbits:1 alpa29 AL_PA 0x29 DHD Login Information
lbits:1 alpa27 AL_PA 0x27 DHD Login Information
lbits:1 alpa26 AL_PA 0x26 DHD Login Information
lbits:1 alpa25 AL_PA 0x25 DHD Login Information
lbits:1 alpa23 AL_PA 0x23 DHD Login Information
lbits:1 alpa1f AL_PA 0x1F DHD Login Information
lbits:1 alpa1e AL_PA 0x1E DHD Login Information
lbits:1 alpa1d AL_PA 0x1D DHD Login Information
lbits:1 alpa1b AL_PA 0x1B DHD Login Information
lbits:1 alpa18 AL_PA 0x18 DHD Login Information
lbits:1 alpa17 AL_PA 0x17 DHD Login Information
lbits:1 alpa10 AL_PA 0x10 DHD Login Information
lbits:1 alpa0f AL_PA 0x0F DHD Login Information
lbits:1 alpa08 AL_PA 0x08 DHD Login Information
lbits:1 alpa04 AL_PA 0x04 DHD Login Information
lbits:1 alpa02 AL_PA 0x02 DHD Login Information
lbits:1 alpa01 AL_PA 0x01 DHD Login Information
lbits:1 alpa00 AL_PA 0x00 DHD Login Information
lbits:1 reserved Reserved
{}
or dyn_half_dup0 (Offset 1BC) Dynamic Half Duplex 0
<byte 9000>
ulong value As longword
endunion dyn_half_dup0 (Offset 1BC) Dynamic Half Duplex 0
<byte 9004>
union fm_config1 (Offset 1C0) Frame Manager Configuration 1
<byte 9004>
{field (By field)}
<byte 9004>
lbits:1 bli Bypass Loop Initialization
lbits:1 reserved Reserved
lbits:1 enp Enable N_Port Mode
lbits:1 lr Login Required
lbits:1 inif Initialize as Fabric
lbits:1 rf Respond to Fabric Address
lbits:1 blm Bypass Loop Map
lbits:1 sa Acquire Soft Address
lbits:1 ha Acquire Hard Address
lbits:1 aq Acquire Previously Acquired Address
lbits:1 fa Acquire Fabric Aquired Address
lbits:1 td Timer Disable
lbits:1 sap Skip Arbitration Phase
lbits:1 elb External Loopback/Pad Loopback
lbits:1 ilb Internal loopback
lbits:1 npi Initialize as N_Port
lbits:8 bb_credit BB_Credit
lbits:8 al_pa Desired AL_PA
{}
or fm_config1 (Offset 1C0) Frame Manager Configuration 1
<byte 9004>
ulong value As longword
endunion fm_config1 (Offset 1C0) Frame Manager Configuration 1
<byte 9008>
union fm_control (Offset 1C4) Frame Manager Control
<byte 9008>
{field (By field)}
<byte 9008>
lbits:3 cmd State Machine Command
lbits:1 cl Close Loop Request
lbits:1 reserved Reserved
lbits:1 sp Send Prim_Reg
lbits:1 sq Primitive Sequence
lbits:25 reserved1 Reserved
{}
or fm_control (Offset 1C4) Frame Manager Control
<byte 9008>
ulong value As longword
endunion fm_control (Offset 1C4) Frame Manager Control
<byte 9012>
union fm_status (Offset 1C8) Frame Manager Status
<byte 9012>
{field (By field)}
<byte 9012>
lbits:4 psm Port State Machine
lbits:4 lsm Loop State Machine
lbits:1 ldn Link Down
lbits:1 lup Link Up
lbits:1 es Elastic Store Error
lbits:1 ce Credit Error
lbits:1 lf Link Failure
lbits:1 lg Login Required
lbits:1 ptx Primitive Transmitted
lbits:1 prx Primitive Received
lbits:1 ba Bad AL_PA
lbits:1 lpf LIPf
lbits:1 sto State Time-out
lbits:1 ols OLS/NOS Received
lbits:1 lpb Loop Port Bypass (LPB) Primitive Sequence Received
lbits:1 lpe Loop Port Enable (LPE) Primitive Sequence Received
lbits:1 drs Directed LIP Sequence Received
lbits:1 reserved Reserved
lbits:1 ls Loss of Signal
lbits:1 os Out of Synchronization
lbits:1 flt Link Fault
lbits:1 reserved1 Reserved
lbits:1 byp Node Bypassed
lbits:1 np Non-Participating
lbits:1 tp Transmit Parity Error
lbits:1 lp Loop
{}
or fm_status (Offset 1C8) Frame Manager Status
<byte 9012>
ulong value As longword
endunion fm_status (Offset 1C8) Frame Manager Status
<byte 9016>
union fm_to_values1 (Offset 1CC) Frame Manager Time-Out Values 1
<byte 9016>
{field (By field)}
<byte 9016>
lbits:16 ed_tov Error Detect Time-Out
lbits:9 rt_tov Receiver Transmitter Time-Out
lbits:7 reserved Reserved
{}
or fm_to_values1 (Offset 1CC) Frame Manager Time-Out Values 1
<byte 9016>
ulong value As longword
endunion fm_to_values1 (Offset 1CC) Frame Manager Time-Out Values 1
<byte 9020>
union fm_link_stat1 (Offset 1D0) Frame Manager Link Status 1
<byte 9020>
{field (By field)}
<byte 9020>
lbits:8 link_fail Link Fail Count
lbits:8 loss_of_sync Loss of Synchronization Count
lbits:8 bad_rx_char Bad Received Character Count
lbits:8 loss_of_signal Loss of Signal Count
{}
or fm_link_stat1 (Offset 1D0) Frame Manager Link Status 1
<byte 9020>
ulong value As longword
endunion fm_link_stat1 (Offset 1D0) Frame Manager Link Status 1
<byte 9024>
union fm_link_stat2 (Offset 1D4) Frame Manager Link Status 2
<byte 9024>
{field (By field)}
<byte 9024>
lbits:8 proto_er Protocol Error Count
lbits:8 bad_crc Bad CRC Count
lbits:8 dis_frm Discarded Frames
lbits:8 rx_eofa Received EOFa
{}
or fm_link_stat2 (Offset 1D4) Frame Manager Link Status 2
<byte 9024>
ulong value As longword
endunion fm_link_stat2 (Offset 1D4) Frame Manager Link Status 2
<byte 9028>
union fm_to_values2 (Offset 1D8) Frame Manager Time-Out Values 2
<byte 9028>
{field (By field)}
<byte 9028>
lbits:9 al_time Arbitrated Loop Time-Out
lbits:7 reserved Reserved
lbits:16 lp_tov Loop Time-Out
{}
or fm_to_values2 (Offset 1D8) Frame Manager Time-Out Values 2
<byte 9028>
ulong value As longword
endunion fm_to_values2 (Offset 1D8) Frame Manager Time-Out Values 2
<byte 9032>
union fm_bb0_timer (Offset 1DC) Frame Manager BB_Credit Zero Timer
<byte 9032>
{field (By field)}
<byte 9032>
lbits:24 bb0_timer BB_Credit Timer
lbits:8 reserved Reserved
{}
or fm_bb0_timer (Offset 1DC) Frame Manager BB_Credit Zero Timer
<byte 9032>
ulong value As longword
endunion fm_bb0_timer (Offset 1DC) Frame Manager BB_Credit Zero Timer
<byte 9036>
union fm_wwn_hi (Offset 1E0) Frame Manager World Wide Name High
<byte 9036>
{field (By field)}
<byte 9036>
lbits:32 wwn World Wide Name
{}
or fm_wwn_hi (Offset 1E0) Frame Manager World Wide Name High
<byte 9036>
ulong value As longword
endunion fm_wwn_hi (Offset 1E0) Frame Manager World Wide Name High
<byte 9040>
union fm_wwn_lo (Offset 1E4) Frame Manager World Wide Name Low
<byte 9040>
{field (By field)}
<byte 9040>
lbits:32 wwn World Wide Name
{}
or fm_wwn_lo (Offset 1E4) Frame Manager World Wide Name Low
<byte 9040>
ulong value As longword
endunion fm_wwn_lo (Offset 1E4) Frame Manager World Wide Name Low
<byte 9044>
union fm_rcvd_al_pa (Offset 1E8) Frame Manager Received AL_PA
<byte 9044>
{field (By field)}
<byte 9044>
lbits:8 lipf_alpa AL_PA of Most Recent LIPf Received
lbits:8 bad_alpa AL_PA of Most Recent OPN Sent and Returned Without Being Accepted
lbits:8 acq_alpa AL_PA Acquired During Loop Initialization
lbits:8 reserved Reserved
{}
or fm_rcvd_al_pa (Offset 1E8) Frame Manager Received AL_PA
<byte 9044>
ulong value As longword
endunion fm_rcvd_al_pa (Offset 1E8) Frame Manager Received AL_PA
<byte 9048>
union fm_primitive (Offset 1EC) Frame Manager Primitive
<byte 9048>
{field (By field)}
<byte 9048>
lbits:24 prim_value Primitive to be Sent
lbits:8 reserved Reserved
{}
or fm_primitive (Offset 1EC) Frame Manager Primitive
<byte 9048>
ulong value As longword
endunion fm_primitive (Offset 1EC) Frame Manager Primitive
<byte 9052>
union fm_link_stat3 (Offset 1F0) Frame Manager Link Status 3
<byte 9052>
{field (By field)}
<byte 9052>
lbits:8 exp_frm Expired Frames
lbits:24 reserved Reserved
{}
or fm_link_stat3 (Offset 1F0) Frame Manager Link Status 3
<byte 9052>
ulong value As longword
endunion fm_link_stat3 (Offset 1F0) Frame Manager Link Status 3
<byte 9056>
union fm_config2 (Offset 1F4) Frame Manager Configuration 2
<byte 9056>
{field (By field)}
<byte 9056>
lbits:1 dac Disable Auto Close
lbits:2 nbc Non-zero Login BB_Credit
lbits:1 eei Enable ERR_INIT
lbits:1 icb Ignore Close Bit
lbits:2 atv Arbitration Threshold Value
lbits:1 gde Garbage Deletion Enable
lbits:8 laa Lowest Allowable AL_PA
lbits:5 reserved Reserved
lbits:1 dao Disable 2xAL_TIME Timeout on Open
lbits:3 reserved1 Reserved
lbits:1 prm Promiscuous Mode
lbits:1 wpe Wait For Port Enable
lbits:1 fmh Force Monitor State With Hard Address
lbits:1 fmn Force Monitor Non-participating State
lbits:1 dlm Disable Loop Master
lbits:1 dsa Disable Soft Address Selection
lbits:1 ilp Ignore LPB/LPE Primitive Sequences
{}
or fm_config2 (Offset 1F4) Frame Manager Configuration 2
<byte 9056>
ulong value As longword
endunion fm_config2 (Offset 1F4) Frame Manager Configuration 2
<byte 9060>
union pci_reg_1F8 (Offset 1F8) PCI MCTR/ROMCTR/RESERVED
<byte 9060>
{field (By field)}
<byte 9060>
{pci_rsvd1F8 ((Offset 1F8) Reserved)}
<byte 9060>
utiny value 
{}
<byte 9061>
{pci_rsvd1F9 ((Offset 1F9) Reserved)}
<byte 9061>
utiny value 
{}
<byte 9062>
union romctr (Offset 1FA) PCI ROM Control
<byte 9062>
{field (By field)}
<byte 9062>
tbits:1 vpp_en ROM VPP Enable
tbits:1 fla Flash Installed (read only)
tbits:1 rom ROM Installed (read only)
tbits:5 reserved Reserved
{}
or romctr (Offset 1FA) PCI ROM Control
<byte 9062>
utiny value As byte
endunion romctr (Offset 1FA) PCI ROM Control
<byte 9063>
union mctr (Offset 1FB) PCI Master Control
<byte 9063>
{field (By field)}
<byte 9063>
tbits:2 reserved1 Reserved
tbits:1 p64 PCI Present and Active
tbits:4 reserved Reserved
tbits:1 dlt Disable Latency Timer
{}
or mctr (Offset 1FB) PCI Master Control
<byte 9063>
utiny value As byte
endunion mctr (Offset 1FB) PCI Master Control
{}
or pci_reg_1F8 (Offset 1F8) PCI MCTR/ROMCTR/RESERVED
<byte 9060>
ulong value As longword
endunion pci_reg_1F8 (Offset 1F8) PCI MCTR/ROMCTR/RESERVED
<byte 9064>
union pci_reg_1FC (Offset 1FC) INTSTAT/INTEN/INTPEND/SOFTRST
<byte 9064>
{field (By field)}
<byte 9064>
union softrst (Offset 1FC) PCI Interface Reset Control
<byte 9064>
{field (By field)}
<byte 9064>
tbits:1 rst PCI Interface Soft Reset
tbits:7 reserved Reserved
{}
or softrst (Offset 1FC) PCI Interface Reset Control
<byte 9064>
utiny value As byte
endunion softrst (Offset 1FC) PCI Interface Reset Control
<byte 9065>
union intpend (Offset 1FD) PCI Interrupt Pending
<byte 9065>
{field (By field)}
<byte 9065>
tbits:1 per PCI Error Detected Interrupt
tbits:1 der Device Error Detected Interrupt
tbits:1 fint Function Interrupt
tbits:2 reserved1 Reserved
tbits:1 ube Unsupported Byte Enables
tbits:2 reserved Reserved
{}
or intpend (Offset 1FD) PCI Interrupt Pending
<byte 9065>
utiny value As byte
endunion intpend (Offset 1FD) PCI Interrupt Pending
<byte 9066>
union inten (Offset 1FE) PCI Interrupt Enable
<byte 9066>
{field (By field)}
<byte 9066>
tbits:1 per PCI Error Detected Interrupt
tbits:1 der Device Error Detected Interrupt
tbits:1 fint Function Interrupt
tbits:2 reserved1 Reserved
tbits:1 ube Unsupported Byte Enables
tbits:2 reserved Reserved
{}
or inten (Offset 1FE) PCI Interrupt Enable
<byte 9066>
utiny value As byte
endunion inten (Offset 1FE) PCI Interrupt Enable
<byte 9067>
union intstat (Offset 1FF) PCI Interrupt Status
<byte 9067>
{field (By field)}
<byte 9067>
tbits:1 per PCI Error Detected Interrupt
tbits:1 der Device Error Detected Interrupt
tbits:1 fint Function Interrupt
tbits:2 reserved1 Reserved
tbits:1 ube Unsupported Byte Enables
tbits:2 reserved Reserved
{}
or intstat (Offset 1FF) PCI Interrupt Status
<byte 9067>
utiny value As byte
endunion intstat (Offset 1FF) PCI Interrupt Status
{}
or pci_reg_1FC (Offset 1FC) INTSTAT/INTEN/INTPEND/SOFTRST
<byte 9064>
ulong value As longword
endunion pci_reg_1FC (Offset 1FC) INTSTAT/INTEN/INTPEND/SOFTRST
{}
endunion csr[4] Tachyon DX2+ CSR Registers
<byte 9068>
union csr[5] Tachyon DX2+ CSR Registers
<byte 9068>
ulong[128] csra Tachyon DX2+ CSR Registers As Longwords
or csr[5] Tachyon DX2+ CSR Registers
<byte 9068>
{csr (Tachyon DX2+ CSR Registers By Field)}
<byte 9068>
union erq_base (Offset 000) ERQ Base (write only)
<byte 9068>
{field (By field)}
<byte 9068>
lbits:32 address ERQ Base Address
{}
or erq_base (Offset 000) ERQ Base (write only)
<byte 9068>
ulong value As longword
endunion erq_base (Offset 000) ERQ Base (write only)
<byte 9072>
union erq_len (Offset 004) ERQ Length (write only)
<byte 9072>
{field (By field)}
<byte 9072>
lbits:12 length ERQ Length
lbits:20 reserved Reserved
{}
or erq_len (Offset 004) ERQ Length (write only)
<byte 9072>
ulong value As longword
endunion erq_len (Offset 004) ERQ Length (write only)
<byte 9076>
union erq_prod (Offset 008) ERQ Producer Index
<byte 9076>
{field (By field)}
<byte 9076>
lbits:12 index ERQ Producer Index
lbits:20 reserved Reserved
{}
or erq_prod (Offset 008) ERQ Producer Index
<byte 9076>
ulong value As longword
endunion erq_prod (Offset 008) ERQ Producer Index
<byte 9080>
union erq_cons_adr (Offset 00C) ERQ Consumer Index Address (write only)
<byte 9080>
{field (By field)}
<byte 9080>
lbits:32 address ERQ Consumer Index Address
{}
or erq_cons_adr (Offset 00C) ERQ Consumer Index Address (write only)
<byte 9080>
ulong value As longword
endunion erq_cons_adr (Offset 00C) ERQ Consumer Index Address (write only)
<byte 9084>
union erq_cons (Offset 010) ERQ Consumer Index
<byte 9084>
{field (By field)}
<byte 9084>
lbits:12 index ERQ Consumer Index
lbits:20 reserved Reserved
{}
or erq_cons (Offset 010) ERQ Consumer Index
<byte 9084>
ulong value As longword
endunion erq_cons (Offset 010) ERQ Consumer Index
<byte 9088>
{rsvd1[0] ((Offset 014-04F) Reserved)}
<byte 9088>
ulong value 
{}
<byte 9092>
{rsvd1[1] ((Offset 014-04F) Reserved)}
<byte 9092>
ulong value 
{}
<byte 9096>
{rsvd1[2] ((Offset 014-04F) Reserved)}
<byte 9096>
ulong value 
{}
<byte 9100>
{rsvd1[3] ((Offset 014-04F) Reserved)}
<byte 9100>
ulong value 
{}
<byte 9104>
{rsvd1[4] ((Offset 014-04F) Reserved)}
<byte 9104>
ulong value 
{}
<byte 9108>
{rsvd1[5] ((Offset 014-04F) Reserved)}
<byte 9108>
ulong value 
{}
<byte 9112>
{rsvd1[6] ((Offset 014-04F) Reserved)}
<byte 9112>
ulong value 
{}
<byte 9116>
{rsvd1[7] ((Offset 014-04F) Reserved)}
<byte 9116>
ulong value 
{}
<byte 9120>
{rsvd1[8] ((Offset 014-04F) Reserved)}
<byte 9120>
ulong value 
{}
<byte 9124>
{rsvd1[9] ((Offset 014-04F) Reserved)}
<byte 9124>
ulong value 
{}
<byte 9128>
{rsvd1[10] ((Offset 014-04F) Reserved)}
<byte 9128>
ulong value 
{}
<byte 9132>
{rsvd1[11] ((Offset 014-04F) Reserved)}
<byte 9132>
ulong value 
{}
<byte 9136>
{rsvd1[12] ((Offset 014-04F) Reserved)}
<byte 9136>
ulong value 
{}
<byte 9140>
{rsvd1[13] ((Offset 014-04F) Reserved)}
<byte 9140>
ulong value 
{}
<byte 9144>
{rsvd1[14] ((Offset 014-04F) Reserved)}
<byte 9144>
ulong value 
{}
<byte 9148>
union sfq_base (Offset 050) SFQ Base (write only)
<byte 9148>
{field (By field)}
<byte 9148>
lbits:32 address SFQ Base Address
{}
or sfq_base (Offset 050) SFQ Base (write only)
<byte 9148>
ulong value As longword
endunion sfq_base (Offset 050) SFQ Base (write only)
<byte 9152>
union sfq_len (Offset 054) SFQ Length (write only)
<byte 9152>
{field (By field)}
<byte 9152>
lbits:12 length SFQ Length
lbits:20 reserved Reserved
{}
or sfq_len (Offset 054) SFQ Length (write only)
<byte 9152>
ulong value As longword
endunion sfq_len (Offset 054) SFQ Length (write only)
<byte 9156>
union sfq_cons (Offset 058) SFQ Consumer Index
<byte 9156>
{field (By field)}
<byte 9156>
lbits:12 index SFQ Consumer Index
lbits:20 reserved Reserved
{}
or sfq_cons (Offset 058) SFQ Consumer Index
<byte 9156>
ulong value As longword
endunion sfq_cons (Offset 058) SFQ Consumer Index
<byte 9160>
{rsvd2[0] ((Offset 05C-07B) Reserved)}
<byte 9160>
ulong value 
{}
<byte 9164>
{rsvd2[1] ((Offset 05C-07B) Reserved)}
<byte 9164>
ulong value 
{}
<byte 9168>
{rsvd2[2] ((Offset 05C-07B) Reserved)}
<byte 9168>
ulong value 
{}
<byte 9172>
{rsvd2[3] ((Offset 05C-07B) Reserved)}
<byte 9172>
ulong value 
{}
<byte 9176>
{rsvd2[4] ((Offset 05C-07B) Reserved)}
<byte 9176>
ulong value 
{}
<byte 9180>
{rsvd2[5] ((Offset 05C-07B) Reserved)}
<byte 9180>
ulong value 
{}
<byte 9184>
{rsvd2[6] ((Offset 05C-07B) Reserved)}
<byte 9184>
ulong value 
{}
<byte 9188>
{rsvd2[7] ((Offset 05C-07B) Reserved)}
<byte 9188>
ulong value 
{}
<byte 9192>
union int_delay_timer (Offset 07C) Interrupt Delay Timer (write only)
<byte 9192>
{field (By field)}
<byte 9192>
lbits:4 timer Interrupt Timer Value
lbits:3 reserved Reserved
lbits:1 ihf Interrupt when IMQ Half Full
lbits:24 reserved1 Reserved
{}
or int_delay_timer (Offset 07C) Interrupt Delay Timer (write only)
<byte 9192>
ulong value As longword
endunion int_delay_timer (Offset 07C) Interrupt Delay Timer (write only)
<byte 9196>
union imq_base (Offset 080) IMQ Base (write only)
<byte 9196>
{field (By field)}
<byte 9196>
lbits:32 address IMQ Base Address
{}
or imq_base (Offset 080) IMQ Base (write only)
<byte 9196>
ulong value As longword
endunion imq_base (Offset 080) IMQ Base (write only)
<byte 9200>
union imq_len (Offset 084) IMQ Length (write only)
<byte 9200>
{field (By field)}
<byte 9200>
lbits:12 length IMQ Length
lbits:20 reserved Reserved
{}
or imq_len (Offset 084) IMQ Length (write only)
<byte 9200>
ulong value As longword
endunion imq_len (Offset 084) IMQ Length (write only)
<byte 9204>
union imq_cons (Offset 088) IMQ Consumer Index
<byte 9204>
{field (By field)}
<byte 9204>
lbits:12 index IMQ Consumer Index
lbits:20 reserved Reserved
{}
or imq_cons (Offset 088) IMQ Consumer Index
<byte 9204>
ulong value As longword
endunion imq_cons (Offset 088) IMQ Consumer Index
<byte 9208>
union imq_prod_adr (Offset 08C) IMQ Producer Index Address (write only)
<byte 9208>
{field (By field)}
<byte 9208>
lbits:32 address IMQ Producer Index Address
{}
or imq_prod_adr (Offset 08C) IMQ Producer Index Address (write only)
<byte 9208>
ulong value As longword
endunion imq_prod_adr (Offset 08C) IMQ Producer Index Address (write only)
<byte 9212>
{rsvd3[0] ((Offset 090-0FC) Reserved)}
<byte 9212>
ulong value 
{}
<byte 9216>
{rsvd3[1] ((Offset 090-0FC) Reserved)}
<byte 9216>
ulong value 
{}
<byte 9220>
{rsvd3[2] ((Offset 090-0FC) Reserved)}
<byte 9220>
ulong value 
{}
<byte 9224>
{rsvd3[3] ((Offset 090-0FC) Reserved)}
<byte 9224>
ulong value 
{}
<byte 9228>
{rsvd3[4] ((Offset 090-0FC) Reserved)}
<byte 9228>
ulong value 
{}
<byte 9232>
{rsvd3[5] ((Offset 090-0FC) Reserved)}
<byte 9232>
ulong value 
{}
<byte 9236>
{rsvd3[6] ((Offset 090-0FC) Reserved)}
<byte 9236>
ulong value 
{}
<byte 9240>
{rsvd3[7] ((Offset 090-0FC) Reserved)}
<byte 9240>
ulong value 
{}
<byte 9244>
{rsvd3[8] ((Offset 090-0FC) Reserved)}
<byte 9244>
ulong value 
{}
<byte 9248>
{rsvd3[9] ((Offset 090-0FC) Reserved)}
<byte 9248>
ulong value 
{}
<byte 9252>
{rsvd3[10] ((Offset 090-0FC) Reserved)}
<byte 9252>
ulong value 
{}
<byte 9256>
{rsvd3[11] ((Offset 090-0FC) Reserved)}
<byte 9256>
ulong value 
{}
<byte 9260>
{rsvd3[12] ((Offset 090-0FC) Reserved)}
<byte 9260>
ulong value 
{}
<byte 9264>
{rsvd3[13] ((Offset 090-0FC) Reserved)}
<byte 9264>
ulong value 
{}
<byte 9268>
{rsvd3[14] ((Offset 090-0FC) Reserved)}
<byte 9268>
ulong value 
{}
<byte 9272>
{rsvd3[15] ((Offset 090-0FC) Reserved)}
<byte 9272>
ulong value 
{}
<byte 9276>
{rsvd3[16] ((Offset 090-0FC) Reserved)}
<byte 9276>
ulong value 
{}
<byte 9280>
{rsvd3[17] ((Offset 090-0FC) Reserved)}
<byte 9280>
ulong value 
{}
<byte 9284>
{rsvd3[18] ((Offset 090-0FC) Reserved)}
<byte 9284>
ulong value 
{}
<byte 9288>
{rsvd3[19] ((Offset 090-0FC) Reserved)}
<byte 9288>
ulong value 
{}
<byte 9292>
{rsvd3[20] ((Offset 090-0FC) Reserved)}
<byte 9292>
ulong value 
{}
<byte 9296>
{rsvd3[21] ((Offset 090-0FC) Reserved)}
<byte 9296>
ulong value 
{}
<byte 9300>
{rsvd3[22] ((Offset 090-0FC) Reserved)}
<byte 9300>
ulong value 
{}
<byte 9304>
{rsvd3[23] ((Offset 090-0FC) Reserved)}
<byte 9304>
ulong value 
{}
<byte 9308>
{rsvd3[24] ((Offset 090-0FC) Reserved)}
<byte 9308>
ulong value 
{}
<byte 9312>
{rsvd3[25] ((Offset 090-0FC) Reserved)}
<byte 9312>
ulong value 
{}
<byte 9316>
{rsvd3[26] ((Offset 090-0FC) Reserved)}
<byte 9316>
ulong value 
{}
<byte 9320>
{rsvd3[27] ((Offset 090-0FC) Reserved)}
<byte 9320>
ulong value 
{}
<byte 9324>
union fm_config3 (Offset 100) Frame Manager Configuration 3
<byte 9324>
{field (By field)}
<byte 9324>
lbits:6 bec Termination Receive
lbits:3 reserved4 Reserved
lbits:1 xrb Wrapback
lbits:2 reserved Reserved
lbits:3 xem Output pre-emphasis
lbits:4 reserved1 Reserved
lbits:1 mustbe1 Must be 1
lbits:1 stb Start BERT
lbits:1 enb Enable BERT
lbits:2 sdm Signal differential mode
lbits:2 rxs Receiver Speed
lbits:2 txs Transmitter Speed
lbits:1 reserved3 Reserved
lbits:1 xlr Force iTR to lock reference clock
lbits:1 reserved0 Reserved
lbits:1 xcv Type of Transceiver
{}
or fm_config3 (Offset 100) Frame Manager Configuration 3
<byte 9324>
ulong value As longword
endunion fm_config3 (Offset 100) Frame Manager Configuration 3
<byte 9328>
union fm_statuss (Offset 104) Frame Manager Status Shadow (read only)
<byte 9328>
{field (By field)}
<byte 9328>
lbits:4 psm Port State Machine
lbits:4 lsm Loop State Machine
lbits:1 ldn Link Down
lbits:1 lup Link Up
lbits:1 es Elastic Store Error
lbits:1 ce Credit Error
lbits:1 lf Link Failure
lbits:1 lg Login Required
lbits:1 ptx Primitive Transmitted
lbits:1 prx Primitive Received
lbits:1 ba Bad AL_PA
lbits:1 lpf LIPf
lbits:1 sto State Time-out
lbits:1 ols OLS/NOS Received
lbits:1 lpb Loop Port Bypass (LPB) Primitive Sequence Received
lbits:1 lpe Loop Port Enable (LPE) Primitive Sequence Received
lbits:1 drs Directed LIP Sequence Received
lbits:1 reserved Reserved
lbits:1 ls Loss of Signal
lbits:1 os Out of Synchronization
lbits:1 flt Link Fault
lbits:1 reserved1 Reserved
lbits:1 byp Node Bypassed
lbits:1 np Non-Participating
lbits:1 tp Transmit Parity Error
lbits:1 lp Loop
{}
or fm_statuss (Offset 104) Frame Manager Status Shadow (read only)
<byte 9328>
ulong value As longword
endunion fm_statuss (Offset 104) Frame Manager Status Shadow (read only)
<byte 9332>
{rsvd3a[0] ((Offset 108-10f) Reserved)}
<byte 9332>
ulong value 
{}
<byte 9336>
{rsvd3a[1] ((Offset 108-10f) Reserved)}
<byte 9336>
ulong value 
{}
<byte 9340>
union sfp_cmd_status (Offset 110) SFP command and status
<byte 9340>
{field (No description available)}
<byte 9340>
lbits:1 gna Generate NACK
lbits:1 rts Reset Slave
lbits:1 wrc Write command
lbits:1 rdc Read command
lbits:1 gst Generate Stop
lbits:1 sta Generate Start
lbits:2 reserved1 Reserved
lbits:1 rna Received NACK
lbits:1 sby SFP Busy
lbits:1 tip Transfer in progress
lbits:9 reserved Reserved
lbits:12 lp Clock Divisor
{}
or sfp_cmd_status (Offset 110) SFP command and status
<byte 9340>
ulong value 
endunion sfp_cmd_status (Offset 110) SFP command and status
<byte 9344>
union sfp_data (Offset 114) SFP data
<byte 9344>
{field (By field)}
<byte 9344>
lbits:8 sfpd SFPD Transmit
lbits:24 reserved Reserved
{}
or sfp_data (Offset 114) SFP data
<byte 9344>
ulong value As longword
endunion sfp_data (Offset 114) SFP data
<byte 9348>
union fm_config4 (Offset 118) Frame Manager Configuration 4
<byte 9348>
{field (By field)}
<byte 9348>
lbits:1 tbe Transmit Link BIST error
lbits:1 tlr Transmit Link BIST reset
lbits:1 tle Transmit Link BIST enable
lbits:1 rbe Receive Link BIST error
lbits:1 rll Receive Link BIST loop-back
lbits:1 rlr Receive Link BIST reset
lbits:1 rle Receive Link BIST enable
lbits:7 reserved3 Reserved
lbits:1 ipl ITR PPL Lock
lbits:1 reserved2 Reserved
lbits:1 dtf Disable transceiver LOS filter
lbits:1 dtl Disable transceiver LOS
lbits:1 dsr Disable iTR RXLOS
lbits:1 ttd Transceiver Tx Disable
lbits:2 reserved1 Reserved
lbits:1 rfl Receive ast Lock Disable
lbits:9 reserved Reserved
{}
or fm_config4 (Offset 118) Frame Manager Configuration 4
<byte 9348>
ulong value As longword
endunion fm_config4 (Offset 118) Frame Manager Configuration 4
<byte 9352>
union fm_config5 (Offset 11C) Frame Manager Configuration 5
<byte 9352>
{field (By field)}
<byte 9352>
lbits:32 reserved Reserved
{}
or fm_config5 (Offset 11C) Frame Manager Configuration 5
<byte 9352>
ulong value As longword
endunion fm_config5 (Offset 11C) Frame Manager Configuration 5
<byte 9356>
{rsvd3b[0] ((Offset 120-13F) Reserved)}
<byte 9356>
ulong value 
{}
<byte 9360>
{rsvd3b[1] ((Offset 120-13F) Reserved)}
<byte 9360>
ulong value 
{}
<byte 9364>
{rsvd3b[2] ((Offset 120-13F) Reserved)}
<byte 9364>
ulong value 
{}
<byte 9368>
{rsvd3b[3] ((Offset 120-13F) Reserved)}
<byte 9368>
ulong value 
{}
<byte 9372>
{rsvd3b[4] ((Offset 120-13F) Reserved)}
<byte 9372>
ulong value 
{}
<byte 9376>
{rsvd3b[5] ((Offset 120-13F) Reserved)}
<byte 9376>
ulong value 
{}
<byte 9380>
{rsvd3b[6] ((Offset 120-13F) Reserved)}
<byte 9380>
ulong value 
{}
<byte 9384>
{rsvd3b[7] ((Offset 120-13F) Reserved)}
<byte 9384>
ulong value 
{}
<byte 9388>
union sest_base (Offset 140) SEST Base (write only)
<byte 9388>
{field (By field)}
<byte 9388>
lbits:32 address SEST Base Address
{}
or sest_base (Offset 140) SEST Base (write only)
<byte 9388>
ulong value As longword
endunion sest_base (Offset 140) SEST Base (write only)
<byte 9392>
union sest_len (Offset 144) SEST Length (write only)
<byte 9392>
{field (By field)}
<byte 9392>
lbits:16 length SEST Length
lbits:16 reserved Reserved
{}
or sest_len (Offset 144) SEST Length (write only)
<byte 9392>
ulong value As longword
endunion sest_len (Offset 144) SEST Length (write only)
<byte 9396>
{rsvd4 ((Offset 148) Reserved)}
<byte 9396>
ulong value 
{}
<byte 9400>
union scsi_link_lst (Offset 14C) SCSI Linked List Head and Tail
<byte 9400>
{field (By field)}
<byte 9400>
lbits:16 tail Tail
lbits:16 head Head
{}
or scsi_link_lst (Offset 14C) SCSI Linked List Head and Tail
<byte 9400>
ulong value As longword
endunion scsi_link_lst (Offset 14C) SCSI Linked List Head and Tail
<byte 9404>
union prog_addr (Offset 150) Programmable Address register
<byte 9404>
{field (By field)}
<byte 9404>
lbits:20 ra ROM/RAM address
lbits:11 reserved Reserved
lbits:1 inc Increment
{}
or prog_addr (Offset 150) Programmable Address register
<byte 9404>
ulong value As longword
endunion prog_addr (Offset 150) Programmable Address register
<byte 9408>
union prog_data (Offset 154) programmable data register
<byte 9408>
{field (By field)}
<byte 9408>
lbits:32 pdr Programmable data
{}
or prog_data (Offset 154) programmable data register
<byte 9408>
ulong value As longword
endunion prog_data (Offset 154) programmable data register
<byte 9412>
{rsvd5[0] ((Offset 158-15F) Reserved)}
<byte 9412>
ulong value 
{}
<byte 9416>
{rsvd5[1] ((Offset 158-15F) Reserved)}
<byte 9416>
ulong value 
{}
<byte 9420>
union int_mess_adr (Offset 160) Interrupt Message Address (write only)
<byte 9420>
{field (By field)}
<byte 9420>
lbits:32 address Interrupt Message Address
{}
or int_mess_adr (Offset 160) Interrupt Message Address (write only)
<byte 9420>
ulong value As longword
endunion int_mess_adr (Offset 160) Interrupt Message Address (write only)
<byte 9424>
union int_mess_value (Offset 164) Interrupt Message Value (write only)
<byte 9424>
{field (By field)}
<byte 9424>
lbits:32 value Interrupt Message Value
{}
or int_mess_value (Offset 164) Interrupt Message Value (write only)
<byte 9424>
ulong value As longword
endunion int_mess_value (Offset 164) Interrupt Message Value (write only)
<byte 9428>
union sgl_page_len (Offset 168) Scatter/Gather List Page Length (write only)
<byte 9428>
{field (By field)}
<byte 9428>
lbits:8 length SGL Page Length
lbits:24 reserved Reserved
{}
or sgl_page_len (Offset 168) Scatter/Gather List Page Length (write only)
<byte 9428>
ulong value As longword
endunion sgl_page_len (Offset 168) Scatter/Gather List Page Length (write only)
<byte 9432>
union my_id (Offset 16C) My ID
<byte 9432>
{field (By field)}
<byte 9432>
lbits:24 id My ID
lbits:8 reserved Reserved
{}
or my_id (Offset 16C) My ID
<byte 9432>
ulong value As longword
endunion my_id (Offset 16C) My ID
<byte 9436>
union gpio (Offset 170) General Purpose I/O
<byte 9436>
{field (By field)}
<byte 9436>
lbits:1 gc0 General Purpose Control 0
lbits:1 gc1 General Purpose Control 1
lbits:1 gc2 General Purpose Control 2
lbits:1 gc3 General Purpose Control 3
lbits:1 gc4 General Purpose Control 4
lbits:1 gc5 General Purpose Control 5
lbits:1 gc6 General Purpose Control 6
lbits:1 gc7 General Purpose Control 7
lbits:8 reserved Reserved
lbits:1 gp0 General Purpose I/O 0
lbits:1 gp1 General Purpose I/O 1
lbits:1 gp2 General Purpose I/O 2
lbits:1 gp3 General Purpose I/O 3
lbits:1 gp4 General Purpose I/O 4
lbits:1 gp5 General Purpose I/O 5
lbits:1 gp6 General Purpose I/O 6
lbits:1 gp7 General Purpose I/O 7
lbits:8 reserved1 Reserved
{}
or gpio (Offset 170) General Purpose I/O
<byte 9436>
ulong value As longword
endunion gpio (Offset 170) General Purpose I/O
<byte 9440>
{rsvd6a ((Offset 174-177) Reserved)}
<byte 9440>
ulong value 
{}
<byte 9444>
union edc_config (Offset 178) EDC Configuration Register
<byte 9444>
{field (By field)}
<byte 9444>
lbits:16 io_seed Starting Seed
lbits:16 reserved Reserved
{}
or edc_config (Offset 178) EDC Configuration Register
<byte 9444>
ulong value As longword
endunion edc_config (Offset 178) EDC Configuration Register
<byte 9448>
union dx4_config3 (Offset 17C) DX4 Configuration Register 3
<byte 9448>
{field (By field)}
<byte 9448>
lbits:9 pfs2 Programmable Frame size field 2
lbits:9 pfs3 Programmable Frame size field 3
lbits:9 pfs4 Programmable Frame size field 4
lbits:5 reserved Reserved
{}
or dx4_config3 (Offset 17C) DX4 Configuration Register 3
<byte 9448>
ulong value As longword
endunion dx4_config3 (Offset 17C) DX4 Configuration Register 3
<byte 9452>
union tach_config2 (Offset 180) Tachyon DX2+ Configuration 2
<byte 9452>
{field (By field)}
<byte 9452>
lbits:9 pfs Programmable Frame Size
lbits:15 reserved Reserved
lbits:8 esi_range Exchange_ID Signaled Interrupt Range
{}
or tach_config2 (Offset 180) Tachyon DX2+ Configuration 2
<byte 9452>
ulong value As longword
endunion tach_config2 (Offset 180) Tachyon DX2+ Configuration 2
<byte 9456>
union tach_config (Offset 184) Tachyon DX2+ Configuration 1
<byte 9456>
{field (By field)}
<byte 9456>
lbits:1 fad FCP Assist Disable
lbits:1 ino In Order
lbits:1 dof Discard OOO FCP Frames
lbits:1 fua FCP Unassisted ACK Enable
lbits:1 ime Interrupt Message Enable
lbits:1 fab Fabric
lbits:1 sic S_ID Copy Enable
lbits:1 eqs Equal Service
lbits:2 reserved Reserved
lbits:1 aks Automatic ACK
lbits:1 ddf Disable Delayed Freeze
lbits:1 ebe Enable Big Endian Mode
lbits:11 reserved1 Reserved
lbits:1 fc2 FCP Class 2 Reassembly Enable
lbits:1 reserved2 Reserved
lbits:1 sdf Save Discarded Frames
lbits:1 rde Response Detect Enable
lbits:1 dam Default ACK Model
lbits:2 reserved3 Reserved
lbits:1 m66 66 MHz Enabled
{}
or tach_config (Offset 184) Tachyon DX2+ Configuration 1
<byte 9456>
ulong value As longword
endunion tach_config (Offset 184) Tachyon DX2+ Configuration 1
<byte 9460>
union tach_control (Offset 188) Tachyon DX2+ Control
<byte 9460>
{field (By field)}
<byte 9460>
lbits:1 gc0 General Purpose Control 0
lbits:1 gc1 General Purpose Control 1
lbits:1 gc2 General Purpose Control 2
lbits:1 gc3 General Purpose Control 3
lbits:1 gc4 General Purpose Control 4
lbits:3 reserved Reserved
lbits:1 feq Freeze ERQ
lbits:1 ffa Freeze FCP Assists
lbits:2 reserved1 Reserved
lbits:1 fis Freeze Inbound FCP Assists When Frame Placed in SFQ
lbits:1 fib Freeze Inbound FCP Assists
lbits:2 reserved2 Reserved
lbits:1 req Resume ERQ
lbits:1 rif Resume Inbound FCP Assists
lbits:1 rof Resume Outbound FCP Assists
lbits:12 reserved3 Reserved
lbits:1 crs Core Reset
{}
or tach_control (Offset 188) Tachyon DX2+ Control
<byte 9460>
ulong value As longword
endunion tach_control (Offset 188) Tachyon DX2+ Control
<byte 9464>
union tach_status (Offset 18C) Tachyon DX2+ Status
<byte 9464>
{field (By field)}
<byte 9464>
lbits:1 gp0 General Purpose I/O 0
lbits:1 gp1 General Purpose I/O 1
lbits:1 gp2 General Purpose I/O 2
lbits:1 gp3 General Purpose I/O 3
lbits:1 gp4 General Purpose Input 4
lbits:5 reserved Reserved
lbits:1 ipe Inbound Parity Error
lbits:1 ope Outbound Parity Error
lbits:4 reserved1 Reserved
lbits:1 eqf ERQ Frozen
lbits:1 iff Inbound FCP Assists Frozen
lbits:1 off Outbound FCP Assists Frozen
lbits:4 reserved2 Reserved
lbits:1 ifce Inbound FIFO CRC Error
lbits:1 ofce Outbound FIFO CRC Error
lbits:1 m66 66 Mhz Enabled
lbits:1 ile Inbound Link Control FIFO Empty
lbits:1 ole Outbound Link Control List Empty
lbits:1 ife Inbound FIFO Empty
lbits:1 ofe Outbound FIFO Empty
lbits:1 imf IMQ Full
lbits:1 ssf SFQ Full
{}
or tach_status (Offset 18C) Tachyon DX2+ Status
<byte 9464>
ulong value As longword
endunion tach_status (Offset 18C) Tachyon DX2+ Status
<byte 9468>
{rsvd7 ((Offset 190) Reserved)}
<byte 9468>
ulong value 
{}
<byte 9472>
union hi_pri_send1 (Offset 194) High Priority Send 1 (write only)
<byte 9472>
{field (By field)}
<byte 9472>
lbits:12 length Frame Length
lbits:7 reserved Reserved
lbits:12 upper_addr Frame Upper Address
lbits:1 reserved1 Reserved
{}
or hi_pri_send1 (Offset 194) High Priority Send 1 (write only)
<byte 9472>
ulong value As longword
endunion hi_pri_send1 (Offset 194) High Priority Send 1 (write only)
<byte 9476>
union hi_pri_send2 (Offset 198) High Priority Send 2 (write only)
<byte 9476>
{field (By field)}
<byte 9476>
lbits:12 length Frame Length
lbits:7 reserved Reserved
lbits:12 upper_addr Frame Upper Address
lbits:1 reserved1 Reserved
{}
or hi_pri_send2 (Offset 198) High Priority Send 2 (write only)
<byte 9476>
ulong value As longword
endunion hi_pri_send2 (Offset 198) High Priority Send 2 (write only)
<byte 9480>
union inbound_rstat1 (Offset 19C) Inbound Resource Status 1
<byte 9480>
{field (By field)}
<byte 9480>
lbits:24 reserved Reserved
lbits:8 sest_lru_count SEST LRU Count
{}
or inbound_rstat1 (Offset 19C) Inbound Resource Status 1
<byte 9480>
ulong value As longword
endunion inbound_rstat1 (Offset 19C) Inbound Resource Status 1
<byte 9484>
union inbound_rstat2 (Offset 1A0) Inbound Resource Status 2
<byte 9484>
{field (By field)}
<byte 9484>
lbits:8 discd_frames Discarded Frame Count
lbits:24 reserved Reserved
{}
or inbound_rstat2 (Offset 1A0) Inbound Resource Status 2
<byte 9484>
ulong value As longword
endunion inbound_rstat2 (Offset 1A0) Inbound Resource Status 2
<byte 9488>
union ee_cr_z_tmr_thr (Offset 1A4) EE_Credit Zero Timer Threshold (write only)
<byte 9488>
{field (By field)}
<byte 9488>
lbits:28 threshold EE_Credit Zero Timer Threshold
lbits:4 reserved Reserved
{}
or ee_cr_z_tmr_thr (Offset 1A4) EE_Credit Zero Timer Threshold (write only)
<byte 9488>
ulong value As longword
endunion ee_cr_z_tmr_thr (Offset 1A4) EE_Credit Zero Timer Threshold (write only)
<byte 9492>
union up_data_addr (Offset 1A8) Upper Data Address (write only)
<byte 9492>
{field (By field)}
<byte 9492>
lbits:12 reserved Reserved
lbits:1 upper_addr1 Upper Data Address--44 bit data space
lbits:19 upper_addr Upper Data Address
{}
or up_data_addr (Offset 1A8) Upper Data Address (write only)
<byte 9492>
ulong value As longword
endunion up_data_addr (Offset 1A8) Upper Data Address (write only)
<byte 9496>
union up_ctrl_addr (Offset 1AC) Upper Control Address (write only)
<byte 9496>
{field (By field)}
<byte 9496>
lbits:32 upper_addr Upper Control Address
{}
or up_ctrl_addr (Offset 1AC) Upper Control Address (write only)
<byte 9496>
ulong value As longword
endunion up_ctrl_addr (Offset 1AC) Upper Control Address (write only)
<byte 9500>
union dyn_half_dup3 (Offset 1B0) Dynamic Half Duplex 3
<byte 9500>
{field (By field)}
<byte 9500>
lbits:1 ef AL_PA 0xEF DHD Login Information
lbits:1 e8 AL_PA 0xE8 DHD Login Information
lbits:1 e4 AL_PA 0xE4 DHD Login Information
lbits:1 e2 AL_PA 0xE2 DHD Login Information
lbits:1 e1 AL_PA 0xE1 DHD Login Information
lbits:1 e0 AL_PA 0xE0 DHD Login Information
lbits:1 dc AL_PA 0xDC DHD Login Information
lbits:1 da AL_PA 0xDA DHD Login Information
lbits:1 d9 AL_PA 0xD9 DHD Login Information
lbits:1 d6 AL_PA 0xD6 DHD Login Information
lbits:1 d5 AL_PA 0xD5 DHD Login Information
lbits:1 d4 AL_PA 0xD4 DHD Login Information
lbits:1 d3 AL_PA 0xD3 DHD Login Information
lbits:1 d2 AL_PA 0xD2 DHD Login Information
lbits:1 d1 AL_PA 0xD1 DHD Login Information
lbits:1 ce AL_PA 0xCE DHD Login Information
lbits:1 cd AL_PA 0xCD DHD Login Information
lbits:1 cc AL_PA 0xCC DHD Login Information
lbits:1 cb AL_PA 0xCB DHD Login Information
lbits:1 ca AL_PA 0xCA DHD Login Information
lbits:1 c9 AL_PA 0xC9 DHD Login Information
lbits:1 c7 AL_PA 0xC7 DHD Login Information
lbits:1 c6 AL_PA 0xC6 DHD Login Information
lbits:1 c5 AL_PA 0xC5 DHD Login Information
lbits:1 c3 AL_PA 0xC3 DHD Login Information
lbits:1 bc AL_PA 0xBC DHD Login Information
lbits:1 ba AL_PA 0xBA DHD Login Information
lbits:1 b9 AL_PA 0xB9 DHD Login Information
lbits:1 b6 AL_PA 0xB6 DHD Login Information
lbits:1 b5 AL_PA 0xB5 DHD Login Information
lbits:1 b4 AL_PA 0xB4 DHD Login Information
lbits:1 b3 AL_PA 0xB3 DHD Login Information
{}
or dyn_half_dup3 (Offset 1B0) Dynamic Half Duplex 3
<byte 9500>
ulong value As longword
endunion dyn_half_dup3 (Offset 1B0) Dynamic Half Duplex 3
<byte 9504>
union dyn_half_dup2 (Offset 1B4) Dynamic Half Duplex 2
<byte 9504>
{field (By field)}
<byte 9504>
lbits:1 alpab2 AL_PA 0xB2 DHD Login Information
lbits:1 alpab1 AL_PA 0xB1 DHD Login Information
lbits:1 alpaae AL_PA 0xAE DHD Login Information
lbits:1 alpaad AL_PA 0xAD DHD Login Information
lbits:1 alpaac AL_PA 0xAC DHD Login Information
lbits:1 alpaab AL_PA 0xAB DHD Login Information
lbits:1 alpaaa AL_PA 0xAA DHD Login Information
lbits:1 alpaa9 AL_PA 0xA9 DHD Login Information
lbits:1 alpaa7 AL_PA 0xA7 DHD Login Information
lbits:1 alpaa6 AL_PA 0xA6 DHD Login Information
lbits:1 alpaa5 AL_PA 0xA5 DHD Login Information
lbits:1 alpaa3 AL_PA 0xA3 DHD Login Information
lbits:1 alpa9f AL_PA 0x9F DHD Login Information
lbits:1 alpa9e AL_PA 0x9E DHD Login Information
lbits:1 alpa9d AL_PA 0x9D DHD Login Information
lbits:1 alpa9b AL_PA 0x9B DHD Login Information
lbits:1 alpa98 AL_PA 0x98 DHD Login Information
lbits:1 alpa97 AL_PA 0x97 DHD Login Information
lbits:1 alpa90 AL_PA 0x90 DHD Login Information
lbits:1 alpa8f AL_PA 0x8F DHD Login Information
lbits:1 alpa88 AL_PA 0x88 DHD Login Information
lbits:1 alpa84 AL_PA 0x84 DHD Login Information
lbits:1 alpa82 AL_PA 0x82 DHD Login Information
lbits:1 alpa81 AL_PA 0x81 DHD Login Information
lbits:1 alpa80 AL_PA 0x80 DHD Login Information
lbits:1 alpa7c AL_PA 0x7C DHD Login Information
lbits:1 alpa7a AL_PA 0x7A DHD Login Information
lbits:1 alpa79 AL_PA 0x79 DHD Login Information
lbits:1 alpa76 AL_PA 0x76 DHD Login Information
lbits:1 alpa75 AL_PA 0x75 DHD Login Information
lbits:1 alpa74 AL_PA 0x74 DHD Login Information
lbits:1 alpa73 AL_PA 0x73 DHD Login Information
{}
or dyn_half_dup2 (Offset 1B4) Dynamic Half Duplex 2
<byte 9504>
ulong value As longword
endunion dyn_half_dup2 (Offset 1B4) Dynamic Half Duplex 2
<byte 9508>
union dyn_half_dup1 (Offset 1B8) Dynamic Half Duplex 1
<byte 9508>
{field (By field)}
<byte 9508>
lbits:1 alpa72 AL_PA 0x72 DHD Login Information
lbits:1 alpa71 AL_PA 0x71 DHD Login Information
lbits:1 alpa6e AL_PA 0x6E DHD Login Information
lbits:1 alpa6d AL_PA 0x6D DHD Login Information
lbits:1 alpa6c AL_PA 0x6C DHD Login Information
lbits:1 alpa6b AL_PA 0x6B DHD Login Information
lbits:1 alpa6a AL_PA 0x6A DHD Login Information
lbits:1 alpa69 AL_PA 0x69 DHD Login Information
lbits:1 alpa67 AL_PA 0x67 DHD Login Information
lbits:1 alpa66 AL_PA 0x66 DHD Login Information
lbits:1 alpa65 AL_PA 0x65 DHD Login Information
lbits:1 alpa63 AL_PA 0x63 DHD Login Information
lbits:1 alpa5c AL_PA 0x5C DHD Login Information
lbits:1 alpa5a AL_PA 0x5A DHD Login Information
lbits:1 alpa59 AL_PA 0x59 DHD Login Information
lbits:1 alpa56 AL_PA 0x56 DHD Login Information
lbits:1 alpa55 AL_PA 0x55 DHD Login Information
lbits:1 alpa54 AL_PA 0x54 DHD Login Information
lbits:1 alpa53 AL_PA 0x53 DHD Login Information
lbits:1 alpa52 AL_PA 0x52 DHD Login Information
lbits:1 alpa51 AL_PA 0x51 DHD Login Information
lbits:1 alpa4e AL_PA 0x4E DHD Login Information
lbits:1 alpa4d AL_PA 0x4D DHD Login Information
lbits:1 alpa4c AL_PA 0x4C DHD Login Information
lbits:1 alpa4b AL_PA 0x4B DHD Login Information
lbits:1 alpa4a AL_PA 0x4A DHD Login Information
lbits:1 alpa49 AL_PA 0x49 DHD Login Information
lbits:1 alpa47 AL_PA 0x47 DHD Login Information
lbits:1 alpa46 AL_PA 0x46 DHD Login Information
lbits:1 alpa45 AL_PA 0x45 DHD Login Information
lbits:1 alpa43 AL_PA 0x43 DHD Login Information
lbits:1 alpa3c AL_PA 0x3C DHD Login Information
{}
or dyn_half_dup1 (Offset 1B8) Dynamic Half Duplex 1
<byte 9508>
ulong value As longword
endunion dyn_half_dup1 (Offset 1B8) Dynamic Half Duplex 1
<byte 9512>
union dyn_half_dup0 (Offset 1BC) Dynamic Half Duplex 0
<byte 9512>
{field (By field)}
<byte 9512>
lbits:1 alpa3a AL_PA 0x3A DHD Login Information
lbits:1 alpa39 AL_PA 0x39 DHD Login Information
lbits:1 alpa36 AL_PA 0x36 DHD Login Information
lbits:1 alpa35 AL_PA 0x35 DHD Login Information
lbits:1 alpa34 AL_PA 0x34 DHD Login Information
lbits:1 alpa33 AL_PA 0x33 DHD Login Information
lbits:1 alpa32 AL_PA 0x32 DHD Login Information
lbits:1 alpa31 AL_PA 0x31 DHD Login Information
lbits:1 alpa2e AL_PA 0x2E DHD Login Information
lbits:1 alpa2d AL_PA 0x2D DHD Login Information
lbits:1 alpa2c AL_PA 0x2C DHD Login Information
lbits:1 alpa2b AL_PA 0x2B DHD Login Information
lbits:1 alpa2a AL_PA 0x2A DHD Login Information
lbits:1 alpa29 AL_PA 0x29 DHD Login Information
lbits:1 alpa27 AL_PA 0x27 DHD Login Information
lbits:1 alpa26 AL_PA 0x26 DHD Login Information
lbits:1 alpa25 AL_PA 0x25 DHD Login Information
lbits:1 alpa23 AL_PA 0x23 DHD Login Information
lbits:1 alpa1f AL_PA 0x1F DHD Login Information
lbits:1 alpa1e AL_PA 0x1E DHD Login Information
lbits:1 alpa1d AL_PA 0x1D DHD Login Information
lbits:1 alpa1b AL_PA 0x1B DHD Login Information
lbits:1 alpa18 AL_PA 0x18 DHD Login Information
lbits:1 alpa17 AL_PA 0x17 DHD Login Information
lbits:1 alpa10 AL_PA 0x10 DHD Login Information
lbits:1 alpa0f AL_PA 0x0F DHD Login Information
lbits:1 alpa08 AL_PA 0x08 DHD Login Information
lbits:1 alpa04 AL_PA 0x04 DHD Login Information
lbits:1 alpa02 AL_PA 0x02 DHD Login Information
lbits:1 alpa01 AL_PA 0x01 DHD Login Information
lbits:1 alpa00 AL_PA 0x00 DHD Login Information
lbits:1 reserved Reserved
{}
or dyn_half_dup0 (Offset 1BC) Dynamic Half Duplex 0
<byte 9512>
ulong value As longword
endunion dyn_half_dup0 (Offset 1BC) Dynamic Half Duplex 0
<byte 9516>
union fm_config1 (Offset 1C0) Frame Manager Configuration 1
<byte 9516>
{field (By field)}
<byte 9516>
lbits:1 bli Bypass Loop Initialization
lbits:1 reserved Reserved
lbits:1 enp Enable N_Port Mode
lbits:1 lr Login Required
lbits:1 inif Initialize as Fabric
lbits:1 rf Respond to Fabric Address
lbits:1 blm Bypass Loop Map
lbits:1 sa Acquire Soft Address
lbits:1 ha Acquire Hard Address
lbits:1 aq Acquire Previously Acquired Address
lbits:1 fa Acquire Fabric Aquired Address
lbits:1 td Timer Disable
lbits:1 sap Skip Arbitration Phase
lbits:1 elb External Loopback/Pad Loopback
lbits:1 ilb Internal loopback
lbits:1 npi Initialize as N_Port
lbits:8 bb_credit BB_Credit
lbits:8 al_pa Desired AL_PA
{}
or fm_config1 (Offset 1C0) Frame Manager Configuration 1
<byte 9516>
ulong value As longword
endunion fm_config1 (Offset 1C0) Frame Manager Configuration 1
<byte 9520>
union fm_control (Offset 1C4) Frame Manager Control
<byte 9520>
{field (By field)}
<byte 9520>
lbits:3 cmd State Machine Command
lbits:1 cl Close Loop Request
lbits:1 reserved Reserved
lbits:1 sp Send Prim_Reg
lbits:1 sq Primitive Sequence
lbits:25 reserved1 Reserved
{}
or fm_control (Offset 1C4) Frame Manager Control
<byte 9520>
ulong value As longword
endunion fm_control (Offset 1C4) Frame Manager Control
<byte 9524>
union fm_status (Offset 1C8) Frame Manager Status
<byte 9524>
{field (By field)}
<byte 9524>
lbits:4 psm Port State Machine
lbits:4 lsm Loop State Machine
lbits:1 ldn Link Down
lbits:1 lup Link Up
lbits:1 es Elastic Store Error
lbits:1 ce Credit Error
lbits:1 lf Link Failure
lbits:1 lg Login Required
lbits:1 ptx Primitive Transmitted
lbits:1 prx Primitive Received
lbits:1 ba Bad AL_PA
lbits:1 lpf LIPf
lbits:1 sto State Time-out
lbits:1 ols OLS/NOS Received
lbits:1 lpb Loop Port Bypass (LPB) Primitive Sequence Received
lbits:1 lpe Loop Port Enable (LPE) Primitive Sequence Received
lbits:1 drs Directed LIP Sequence Received
lbits:1 reserved Reserved
lbits:1 ls Loss of Signal
lbits:1 os Out of Synchronization
lbits:1 flt Link Fault
lbits:1 reserved1 Reserved
lbits:1 byp Node Bypassed
lbits:1 np Non-Participating
lbits:1 tp Transmit Parity Error
lbits:1 lp Loop
{}
or fm_status (Offset 1C8) Frame Manager Status
<byte 9524>
ulong value As longword
endunion fm_status (Offset 1C8) Frame Manager Status
<byte 9528>
union fm_to_values1 (Offset 1CC) Frame Manager Time-Out Values 1
<byte 9528>
{field (By field)}
<byte 9528>
lbits:16 ed_tov Error Detect Time-Out
lbits:9 rt_tov Receiver Transmitter Time-Out
lbits:7 reserved Reserved
{}
or fm_to_values1 (Offset 1CC) Frame Manager Time-Out Values 1
<byte 9528>
ulong value As longword
endunion fm_to_values1 (Offset 1CC) Frame Manager Time-Out Values 1
<byte 9532>
union fm_link_stat1 (Offset 1D0) Frame Manager Link Status 1
<byte 9532>
{field (By field)}
<byte 9532>
lbits:8 link_fail Link Fail Count
lbits:8 loss_of_sync Loss of Synchronization Count
lbits:8 bad_rx_char Bad Received Character Count
lbits:8 loss_of_signal Loss of Signal Count
{}
or fm_link_stat1 (Offset 1D0) Frame Manager Link Status 1
<byte 9532>
ulong value As longword
endunion fm_link_stat1 (Offset 1D0) Frame Manager Link Status 1
<byte 9536>
union fm_link_stat2 (Offset 1D4) Frame Manager Link Status 2
<byte 9536>
{field (By field)}
<byte 9536>
lbits:8 proto_er Protocol Error Count
lbits:8 bad_crc Bad CRC Count
lbits:8 dis_frm Discarded Frames
lbits:8 rx_eofa Received EOFa
{}
or fm_link_stat2 (Offset 1D4) Frame Manager Link Status 2
<byte 9536>
ulong value As longword
endunion fm_link_stat2 (Offset 1D4) Frame Manager Link Status 2
<byte 9540>
union fm_to_values2 (Offset 1D8) Frame Manager Time-Out Values 2
<byte 9540>
{field (By field)}
<byte 9540>
lbits:9 al_time Arbitrated Loop Time-Out
lbits:7 reserved Reserved
lbits:16 lp_tov Loop Time-Out
{}
or fm_to_values2 (Offset 1D8) Frame Manager Time-Out Values 2
<byte 9540>
ulong value As longword
endunion fm_to_values2 (Offset 1D8) Frame Manager Time-Out Values 2
<byte 9544>
union fm_bb0_timer (Offset 1DC) Frame Manager BB_Credit Zero Timer
<byte 9544>
{field (By field)}
<byte 9544>
lbits:24 bb0_timer BB_Credit Timer
lbits:8 reserved Reserved
{}
or fm_bb0_timer (Offset 1DC) Frame Manager BB_Credit Zero Timer
<byte 9544>
ulong value As longword
endunion fm_bb0_timer (Offset 1DC) Frame Manager BB_Credit Zero Timer
<byte 9548>
union fm_wwn_hi (Offset 1E0) Frame Manager World Wide Name High
<byte 9548>
{field (By field)}
<byte 9548>
lbits:32 wwn World Wide Name
{}
or fm_wwn_hi (Offset 1E0) Frame Manager World Wide Name High
<byte 9548>
ulong value As longword
endunion fm_wwn_hi (Offset 1E0) Frame Manager World Wide Name High
<byte 9552>
union fm_wwn_lo (Offset 1E4) Frame Manager World Wide Name Low
<byte 9552>
{field (By field)}
<byte 9552>
lbits:32 wwn World Wide Name
{}
or fm_wwn_lo (Offset 1E4) Frame Manager World Wide Name Low
<byte 9552>
ulong value As longword
endunion fm_wwn_lo (Offset 1E4) Frame Manager World Wide Name Low
<byte 9556>
union fm_rcvd_al_pa (Offset 1E8) Frame Manager Received AL_PA
<byte 9556>
{field (By field)}
<byte 9556>
lbits:8 lipf_alpa AL_PA of Most Recent LIPf Received
lbits:8 bad_alpa AL_PA of Most Recent OPN Sent and Returned Without Being Accepted
lbits:8 acq_alpa AL_PA Acquired During Loop Initialization
lbits:8 reserved Reserved
{}
or fm_rcvd_al_pa (Offset 1E8) Frame Manager Received AL_PA
<byte 9556>
ulong value As longword
endunion fm_rcvd_al_pa (Offset 1E8) Frame Manager Received AL_PA
<byte 9560>
union fm_primitive (Offset 1EC) Frame Manager Primitive
<byte 9560>
{field (By field)}
<byte 9560>
lbits:24 prim_value Primitive to be Sent
lbits:8 reserved Reserved
{}
or fm_primitive (Offset 1EC) Frame Manager Primitive
<byte 9560>
ulong value As longword
endunion fm_primitive (Offset 1EC) Frame Manager Primitive
<byte 9564>
union fm_link_stat3 (Offset 1F0) Frame Manager Link Status 3
<byte 9564>
{field (By field)}
<byte 9564>
lbits:8 exp_frm Expired Frames
lbits:24 reserved Reserved
{}
or fm_link_stat3 (Offset 1F0) Frame Manager Link Status 3
<byte 9564>
ulong value As longword
endunion fm_link_stat3 (Offset 1F0) Frame Manager Link Status 3
<byte 9568>
union fm_config2 (Offset 1F4) Frame Manager Configuration 2
<byte 9568>
{field (By field)}
<byte 9568>
lbits:1 dac Disable Auto Close
lbits:2 nbc Non-zero Login BB_Credit
lbits:1 eei Enable ERR_INIT
lbits:1 icb Ignore Close Bit
lbits:2 atv Arbitration Threshold Value
lbits:1 gde Garbage Deletion Enable
lbits:8 laa Lowest Allowable AL_PA
lbits:5 reserved Reserved
lbits:1 dao Disable 2xAL_TIME Timeout on Open
lbits:3 reserved1 Reserved
lbits:1 prm Promiscuous Mode
lbits:1 wpe Wait For Port Enable
lbits:1 fmh Force Monitor State With Hard Address
lbits:1 fmn Force Monitor Non-participating State
lbits:1 dlm Disable Loop Master
lbits:1 dsa Disable Soft Address Selection
lbits:1 ilp Ignore LPB/LPE Primitive Sequences
{}
or fm_config2 (Offset 1F4) Frame Manager Configuration 2
<byte 9568>
ulong value As longword
endunion fm_config2 (Offset 1F4) Frame Manager Configuration 2
<byte 9572>
union pci_reg_1F8 (Offset 1F8) PCI MCTR/ROMCTR/RESERVED
<byte 9572>
{field (By field)}
<byte 9572>
{pci_rsvd1F8 ((Offset 1F8) Reserved)}
<byte 9572>
utiny value 
{}
<byte 9573>
{pci_rsvd1F9 ((Offset 1F9) Reserved)}
<byte 9573>
utiny value 
{}
<byte 9574>
union romctr (Offset 1FA) PCI ROM Control
<byte 9574>
{field (By field)}
<byte 9574>
tbits:1 vpp_en ROM VPP Enable
tbits:1 fla Flash Installed (read only)
tbits:1 rom ROM Installed (read only)
tbits:5 reserved Reserved
{}
or romctr (Offset 1FA) PCI ROM Control
<byte 9574>
utiny value As byte
endunion romctr (Offset 1FA) PCI ROM Control
<byte 9575>
union mctr (Offset 1FB) PCI Master Control
<byte 9575>
{field (By field)}
<byte 9575>
tbits:2 reserved1 Reserved
tbits:1 p64 PCI Present and Active
tbits:4 reserved Reserved
tbits:1 dlt Disable Latency Timer
{}
or mctr (Offset 1FB) PCI Master Control
<byte 9575>
utiny value As byte
endunion mctr (Offset 1FB) PCI Master Control
{}
or pci_reg_1F8 (Offset 1F8) PCI MCTR/ROMCTR/RESERVED
<byte 9572>
ulong value As longword
endunion pci_reg_1F8 (Offset 1F8) PCI MCTR/ROMCTR/RESERVED
<byte 9576>
union pci_reg_1FC (Offset 1FC) INTSTAT/INTEN/INTPEND/SOFTRST
<byte 9576>
{field (By field)}
<byte 9576>
union softrst (Offset 1FC) PCI Interface Reset Control
<byte 9576>
{field (By field)}
<byte 9576>
tbits:1 rst PCI Interface Soft Reset
tbits:7 reserved Reserved
{}
or softrst (Offset 1FC) PCI Interface Reset Control
<byte 9576>
utiny value As byte
endunion softrst (Offset 1FC) PCI Interface Reset Control
<byte 9577>
union intpend (Offset 1FD) PCI Interrupt Pending
<byte 9577>
{field (By field)}
<byte 9577>
tbits:1 per PCI Error Detected Interrupt
tbits:1 der Device Error Detected Interrupt
tbits:1 fint Function Interrupt
tbits:2 reserved1 Reserved
tbits:1 ube Unsupported Byte Enables
tbits:2 reserved Reserved
{}
or intpend (Offset 1FD) PCI Interrupt Pending
<byte 9577>
utiny value As byte
endunion intpend (Offset 1FD) PCI Interrupt Pending
<byte 9578>
union inten (Offset 1FE) PCI Interrupt Enable
<byte 9578>
{field (By field)}
<byte 9578>
tbits:1 per PCI Error Detected Interrupt
tbits:1 der Device Error Detected Interrupt
tbits:1 fint Function Interrupt
tbits:2 reserved1 Reserved
tbits:1 ube Unsupported Byte Enables
tbits:2 reserved Reserved
{}
or inten (Offset 1FE) PCI Interrupt Enable
<byte 9578>
utiny value As byte
endunion inten (Offset 1FE) PCI Interrupt Enable
<byte 9579>
union intstat (Offset 1FF) PCI Interrupt Status
<byte 9579>
{field (By field)}
<byte 9579>
tbits:1 per PCI Error Detected Interrupt
tbits:1 der Device Error Detected Interrupt
tbits:1 fint Function Interrupt
tbits:2 reserved1 Reserved
tbits:1 ube Unsupported Byte Enables
tbits:2 reserved Reserved
{}
or intstat (Offset 1FF) PCI Interrupt Status
<byte 9579>
utiny value As byte
endunion intstat (Offset 1FF) PCI Interrupt Status
{}
or pci_reg_1FC (Offset 1FC) INTSTAT/INTEN/INTPEND/SOFTRST
<byte 9576>
ulong value As longword
endunion pci_reg_1FC (Offset 1FC) INTSTAT/INTEN/INTPEND/SOFTRST
{}
endunion csr[5] Tachyon DX2+ CSR Registers
<byte 9580>
union csr[6] Tachyon DX2+ CSR Registers
<byte 9580>
ulong[128] csra Tachyon DX2+ CSR Registers As Longwords
or csr[6] Tachyon DX2+ CSR Registers
<byte 9580>
{csr (Tachyon DX2+ CSR Registers By Field)}
<byte 9580>
union erq_base (Offset 000) ERQ Base (write only)
<byte 9580>
{field (By field)}
<byte 9580>
lbits:32 address ERQ Base Address
{}
or erq_base (Offset 000) ERQ Base (write only)
<byte 9580>
ulong value As longword
endunion erq_base (Offset 000) ERQ Base (write only)
<byte 9584>
union erq_len (Offset 004) ERQ Length (write only)
<byte 9584>
{field (By field)}
<byte 9584>
lbits:12 length ERQ Length
lbits:20 reserved Reserved
{}
or erq_len (Offset 004) ERQ Length (write only)
<byte 9584>
ulong value As longword
endunion erq_len (Offset 004) ERQ Length (write only)
<byte 9588>
union erq_prod (Offset 008) ERQ Producer Index
<byte 9588>
{field (By field)}
<byte 9588>
lbits:12 index ERQ Producer Index
lbits:20 reserved Reserved
{}
or erq_prod (Offset 008) ERQ Producer Index
<byte 9588>
ulong value As longword
endunion erq_prod (Offset 008) ERQ Producer Index
<byte 9592>
union erq_cons_adr (Offset 00C) ERQ Consumer Index Address (write only)
<byte 9592>
{field (By field)}
<byte 9592>
lbits:32 address ERQ Consumer Index Address
{}
or erq_cons_adr (Offset 00C) ERQ Consumer Index Address (write only)
<byte 9592>
ulong value As longword
endunion erq_cons_adr (Offset 00C) ERQ Consumer Index Address (write only)
<byte 9596>
union erq_cons (Offset 010) ERQ Consumer Index
<byte 9596>
{field (By field)}
<byte 9596>
lbits:12 index ERQ Consumer Index
lbits:20 reserved Reserved
{}
or erq_cons (Offset 010) ERQ Consumer Index
<byte 9596>
ulong value As longword
endunion erq_cons (Offset 010) ERQ Consumer Index
<byte 9600>
{rsvd1[0] ((Offset 014-04F) Reserved)}
<byte 9600>
ulong value 
{}
<byte 9604>
{rsvd1[1] ((Offset 014-04F) Reserved)}
<byte 9604>
ulong value 
{}
<byte 9608>
{rsvd1[2] ((Offset 014-04F) Reserved)}
<byte 9608>
ulong value 
{}
<byte 9612>
{rsvd1[3] ((Offset 014-04F) Reserved)}
<byte 9612>
ulong value 
{}
<byte 9616>
{rsvd1[4] ((Offset 014-04F) Reserved)}
<byte 9616>
ulong value 
{}
<byte 9620>
{rsvd1[5] ((Offset 014-04F) Reserved)}
<byte 9620>
ulong value 
{}
<byte 9624>
{rsvd1[6] ((Offset 014-04F) Reserved)}
<byte 9624>
ulong value 
{}
<byte 9628>
{rsvd1[7] ((Offset 014-04F) Reserved)}
<byte 9628>
ulong value 
{}
<byte 9632>
{rsvd1[8] ((Offset 014-04F) Reserved)}
<byte 9632>
ulong value 
{}
<byte 9636>
{rsvd1[9] ((Offset 014-04F) Reserved)}
<byte 9636>
ulong value 
{}
<byte 9640>
{rsvd1[10] ((Offset 014-04F) Reserved)}
<byte 9640>
ulong value 
{}
<byte 9644>
{rsvd1[11] ((Offset 014-04F) Reserved)}
<byte 9644>
ulong value 
{}
<byte 9648>
{rsvd1[12] ((Offset 014-04F) Reserved)}
<byte 9648>
ulong value 
{}
<byte 9652>
{rsvd1[13] ((Offset 014-04F) Reserved)}
<byte 9652>
ulong value 
{}
<byte 9656>
{rsvd1[14] ((Offset 014-04F) Reserved)}
<byte 9656>
ulong value 
{}
<byte 9660>
union sfq_base (Offset 050) SFQ Base (write only)
<byte 9660>
{field (By field)}
<byte 9660>
lbits:32 address SFQ Base Address
{}
or sfq_base (Offset 050) SFQ Base (write only)
<byte 9660>
ulong value As longword
endunion sfq_base (Offset 050) SFQ Base (write only)
<byte 9664>
union sfq_len (Offset 054) SFQ Length (write only)
<byte 9664>
{field (By field)}
<byte 9664>
lbits:12 length SFQ Length
lbits:20 reserved Reserved
{}
or sfq_len (Offset 054) SFQ Length (write only)
<byte 9664>
ulong value As longword
endunion sfq_len (Offset 054) SFQ Length (write only)
<byte 9668>
union sfq_cons (Offset 058) SFQ Consumer Index
<byte 9668>
{field (By field)}
<byte 9668>
lbits:12 index SFQ Consumer Index
lbits:20 reserved Reserved
{}
or sfq_cons (Offset 058) SFQ Consumer Index
<byte 9668>
ulong value As longword
endunion sfq_cons (Offset 058) SFQ Consumer Index
<byte 9672>
{rsvd2[0] ((Offset 05C-07B) Reserved)}
<byte 9672>
ulong value 
{}
<byte 9676>
{rsvd2[1] ((Offset 05C-07B) Reserved)}
<byte 9676>
ulong value 
{}
<byte 9680>
{rsvd2[2] ((Offset 05C-07B) Reserved)}
<byte 9680>
ulong value 
{}
<byte 9684>
{rsvd2[3] ((Offset 05C-07B) Reserved)}
<byte 9684>
ulong value 
{}
<byte 9688>
{rsvd2[4] ((Offset 05C-07B) Reserved)}
<byte 9688>
ulong value 
{}
<byte 9692>
{rsvd2[5] ((Offset 05C-07B) Reserved)}
<byte 9692>
ulong value 
{}
<byte 9696>
{rsvd2[6] ((Offset 05C-07B) Reserved)}
<byte 9696>
ulong value 
{}
<byte 9700>
{rsvd2[7] ((Offset 05C-07B) Reserved)}
<byte 9700>
ulong value 
{}
<byte 9704>
union int_delay_timer (Offset 07C) Interrupt Delay Timer (write only)
<byte 9704>
{field (By field)}
<byte 9704>
lbits:4 timer Interrupt Timer Value
lbits:3 reserved Reserved
lbits:1 ihf Interrupt when IMQ Half Full
lbits:24 reserved1 Reserved
{}
or int_delay_timer (Offset 07C) Interrupt Delay Timer (write only)
<byte 9704>
ulong value As longword
endunion int_delay_timer (Offset 07C) Interrupt Delay Timer (write only)
<byte 9708>
union imq_base (Offset 080) IMQ Base (write only)
<byte 9708>
{field (By field)}
<byte 9708>
lbits:32 address IMQ Base Address
{}
or imq_base (Offset 080) IMQ Base (write only)
<byte 9708>
ulong value As longword
endunion imq_base (Offset 080) IMQ Base (write only)
<byte 9712>
union imq_len (Offset 084) IMQ Length (write only)
<byte 9712>
{field (By field)}
<byte 9712>
lbits:12 length IMQ Length
lbits:20 reserved Reserved
{}
or imq_len (Offset 084) IMQ Length (write only)
<byte 9712>
ulong value As longword
endunion imq_len (Offset 084) IMQ Length (write only)
<byte 9716>
union imq_cons (Offset 088) IMQ Consumer Index
<byte 9716>
{field (By field)}
<byte 9716>
lbits:12 index IMQ Consumer Index
lbits:20 reserved Reserved
{}
or imq_cons (Offset 088) IMQ Consumer Index
<byte 9716>
ulong value As longword
endunion imq_cons (Offset 088) IMQ Consumer Index
<byte 9720>
union imq_prod_adr (Offset 08C) IMQ Producer Index Address (write only)
<byte 9720>
{field (By field)}
<byte 9720>
lbits:32 address IMQ Producer Index Address
{}
or imq_prod_adr (Offset 08C) IMQ Producer Index Address (write only)
<byte 9720>
ulong value As longword
endunion imq_prod_adr (Offset 08C) IMQ Producer Index Address (write only)
<byte 9724>
{rsvd3[0] ((Offset 090-0FC) Reserved)}
<byte 9724>
ulong value 
{}
<byte 9728>
{rsvd3[1] ((Offset 090-0FC) Reserved)}
<byte 9728>
ulong value 
{}
<byte 9732>
{rsvd3[2] ((Offset 090-0FC) Reserved)}
<byte 9732>
ulong value 
{}
<byte 9736>
{rsvd3[3] ((Offset 090-0FC) Reserved)}
<byte 9736>
ulong value 
{}
<byte 9740>
{rsvd3[4] ((Offset 090-0FC) Reserved)}
<byte 9740>
ulong value 
{}
<byte 9744>
{rsvd3[5] ((Offset 090-0FC) Reserved)}
<byte 9744>
ulong value 
{}
<byte 9748>
{rsvd3[6] ((Offset 090-0FC) Reserved)}
<byte 9748>
ulong value 
{}
<byte 9752>
{rsvd3[7] ((Offset 090-0FC) Reserved)}
<byte 9752>
ulong value 
{}
<byte 9756>
{rsvd3[8] ((Offset 090-0FC) Reserved)}
<byte 9756>
ulong value 
{}
<byte 9760>
{rsvd3[9] ((Offset 090-0FC) Reserved)}
<byte 9760>
ulong value 
{}
<byte 9764>
{rsvd3[10] ((Offset 090-0FC) Reserved)}
<byte 9764>
ulong value 
{}
<byte 9768>
{rsvd3[11] ((Offset 090-0FC) Reserved)}
<byte 9768>
ulong value 
{}
<byte 9772>
{rsvd3[12] ((Offset 090-0FC) Reserved)}
<byte 9772>
ulong value 
{}
<byte 9776>
{rsvd3[13] ((Offset 090-0FC) Reserved)}
<byte 9776>
ulong value 
{}
<byte 9780>
{rsvd3[14] ((Offset 090-0FC) Reserved)}
<byte 9780>
ulong value 
{}
<byte 9784>
{rsvd3[15] ((Offset 090-0FC) Reserved)}
<byte 9784>
ulong value 
{}
<byte 9788>
{rsvd3[16] ((Offset 090-0FC) Reserved)}
<byte 9788>
ulong value 
{}
<byte 9792>
{rsvd3[17] ((Offset 090-0FC) Reserved)}
<byte 9792>
ulong value 
{}
<byte 9796>
{rsvd3[18] ((Offset 090-0FC) Reserved)}
<byte 9796>
ulong value 
{}
<byte 9800>
{rsvd3[19] ((Offset 090-0FC) Reserved)}
<byte 9800>
ulong value 
{}
<byte 9804>
{rsvd3[20] ((Offset 090-0FC) Reserved)}
<byte 9804>
ulong value 
{}
<byte 9808>
{rsvd3[21] ((Offset 090-0FC) Reserved)}
<byte 9808>
ulong value 
{}
<byte 9812>
{rsvd3[22] ((Offset 090-0FC) Reserved)}
<byte 9812>
ulong value 
{}
<byte 9816>
{rsvd3[23] ((Offset 090-0FC) Reserved)}
<byte 9816>
ulong value 
{}
<byte 9820>
{rsvd3[24] ((Offset 090-0FC) Reserved)}
<byte 9820>
ulong value 
{}
<byte 9824>
{rsvd3[25] ((Offset 090-0FC) Reserved)}
<byte 9824>
ulong value 
{}
<byte 9828>
{rsvd3[26] ((Offset 090-0FC) Reserved)}
<byte 9828>
ulong value 
{}
<byte 9832>
{rsvd3[27] ((Offset 090-0FC) Reserved)}
<byte 9832>
ulong value 
{}
<byte 9836>
union fm_config3 (Offset 100) Frame Manager Configuration 3
<byte 9836>
{field (By field)}
<byte 9836>
lbits:6 bec Termination Receive
lbits:3 reserved4 Reserved
lbits:1 xrb Wrapback
lbits:2 reserved Reserved
lbits:3 xem Output pre-emphasis
lbits:4 reserved1 Reserved
lbits:1 mustbe1 Must be 1
lbits:1 stb Start BERT
lbits:1 enb Enable BERT
lbits:2 sdm Signal differential mode
lbits:2 rxs Receiver Speed
lbits:2 txs Transmitter Speed
lbits:1 reserved3 Reserved
lbits:1 xlr Force iTR to lock reference clock
lbits:1 reserved0 Reserved
lbits:1 xcv Type of Transceiver
{}
or fm_config3 (Offset 100) Frame Manager Configuration 3
<byte 9836>
ulong value As longword
endunion fm_config3 (Offset 100) Frame Manager Configuration 3
<byte 9840>
union fm_statuss (Offset 104) Frame Manager Status Shadow (read only)
<byte 9840>
{field (By field)}
<byte 9840>
lbits:4 psm Port State Machine
lbits:4 lsm Loop State Machine
lbits:1 ldn Link Down
lbits:1 lup Link Up
lbits:1 es Elastic Store Error
lbits:1 ce Credit Error
lbits:1 lf Link Failure
lbits:1 lg Login Required
lbits:1 ptx Primitive Transmitted
lbits:1 prx Primitive Received
lbits:1 ba Bad AL_PA
lbits:1 lpf LIPf
lbits:1 sto State Time-out
lbits:1 ols OLS/NOS Received
lbits:1 lpb Loop Port Bypass (LPB) Primitive Sequence Received
lbits:1 lpe Loop Port Enable (LPE) Primitive Sequence Received
lbits:1 drs Directed LIP Sequence Received
lbits:1 reserved Reserved
lbits:1 ls Loss of Signal
lbits:1 os Out of Synchronization
lbits:1 flt Link Fault
lbits:1 reserved1 Reserved
lbits:1 byp Node Bypassed
lbits:1 np Non-Participating
lbits:1 tp Transmit Parity Error
lbits:1 lp Loop
{}
or fm_statuss (Offset 104) Frame Manager Status Shadow (read only)
<byte 9840>
ulong value As longword
endunion fm_statuss (Offset 104) Frame Manager Status Shadow (read only)
<byte 9844>
{rsvd3a[0] ((Offset 108-10f) Reserved)}
<byte 9844>
ulong value 
{}
<byte 9848>
{rsvd3a[1] ((Offset 108-10f) Reserved)}
<byte 9848>
ulong value 
{}
<byte 9852>
union sfp_cmd_status (Offset 110) SFP command and status
<byte 9852>
{field (No description available)}
<byte 9852>
lbits:1 gna Generate NACK
lbits:1 rts Reset Slave
lbits:1 wrc Write command
lbits:1 rdc Read command
lbits:1 gst Generate Stop
lbits:1 sta Generate Start
lbits:2 reserved1 Reserved
lbits:1 rna Received NACK
lbits:1 sby SFP Busy
lbits:1 tip Transfer in progress
lbits:9 reserved Reserved
lbits:12 lp Clock Divisor
{}
or sfp_cmd_status (Offset 110) SFP command and status
<byte 9852>
ulong value 
endunion sfp_cmd_status (Offset 110) SFP command and status
<byte 9856>
union sfp_data (Offset 114) SFP data
<byte 9856>
{field (By field)}
<byte 9856>
lbits:8 sfpd SFPD Transmit
lbits:24 reserved Reserved
{}
or sfp_data (Offset 114) SFP data
<byte 9856>
ulong value As longword
endunion sfp_data (Offset 114) SFP data
<byte 9860>
union fm_config4 (Offset 118) Frame Manager Configuration 4
<byte 9860>
{field (By field)}
<byte 9860>
lbits:1 tbe Transmit Link BIST error
lbits:1 tlr Transmit Link BIST reset
lbits:1 tle Transmit Link BIST enable
lbits:1 rbe Receive Link BIST error
lbits:1 rll Receive Link BIST loop-back
lbits:1 rlr Receive Link BIST reset
lbits:1 rle Receive Link BIST enable
lbits:7 reserved3 Reserved
lbits:1 ipl ITR PPL Lock
lbits:1 reserved2 Reserved
lbits:1 dtf Disable transceiver LOS filter
lbits:1 dtl Disable transceiver LOS
lbits:1 dsr Disable iTR RXLOS
lbits:1 ttd Transceiver Tx Disable
lbits:2 reserved1 Reserved
lbits:1 rfl Receive ast Lock Disable
lbits:9 reserved Reserved
{}
or fm_config4 (Offset 118) Frame Manager Configuration 4
<byte 9860>
ulong value As longword
endunion fm_config4 (Offset 118) Frame Manager Configuration 4
<byte 9864>
union fm_config5 (Offset 11C) Frame Manager Configuration 5
<byte 9864>
{field (By field)}
<byte 9864>
lbits:32 reserved Reserved
{}
or fm_config5 (Offset 11C) Frame Manager Configuration 5
<byte 9864>
ulong value As longword
endunion fm_config5 (Offset 11C) Frame Manager Configuration 5
<byte 9868>
{rsvd3b[0] ((Offset 120-13F) Reserved)}
<byte 9868>
ulong value 
{}
<byte 9872>
{rsvd3b[1] ((Offset 120-13F) Reserved)}
<byte 9872>
ulong value 
{}
<byte 9876>
{rsvd3b[2] ((Offset 120-13F) Reserved)}
<byte 9876>
ulong value 
{}
<byte 9880>
{rsvd3b[3] ((Offset 120-13F) Reserved)}
<byte 9880>
ulong value 
{}
<byte 9884>
{rsvd3b[4] ((Offset 120-13F) Reserved)}
<byte 9884>
ulong value 
{}
<byte 9888>
{rsvd3b[5] ((Offset 120-13F) Reserved)}
<byte 9888>
ulong value 
{}
<byte 9892>
{rsvd3b[6] ((Offset 120-13F) Reserved)}
<byte 9892>
ulong value 
{}
<byte 9896>
{rsvd3b[7] ((Offset 120-13F) Reserved)}
<byte 9896>
ulong value 
{}
<byte 9900>
union sest_base (Offset 140) SEST Base (write only)
<byte 9900>
{field (By field)}
<byte 9900>
lbits:32 address SEST Base Address
{}
or sest_base (Offset 140) SEST Base (write only)
<byte 9900>
ulong value As longword
endunion sest_base (Offset 140) SEST Base (write only)
<byte 9904>
union sest_len (Offset 144) SEST Length (write only)
<byte 9904>
{field (By field)}
<byte 9904>
lbits:16 length SEST Length
lbits:16 reserved Reserved
{}
or sest_len (Offset 144) SEST Length (write only)
<byte 9904>
ulong value As longword
endunion sest_len (Offset 144) SEST Length (write only)
<byte 9908>
{rsvd4 ((Offset 148) Reserved)}
<byte 9908>
ulong value 
{}
<byte 9912>
union scsi_link_lst (Offset 14C) SCSI Linked List Head and Tail
<byte 9912>
{field (By field)}
<byte 9912>
lbits:16 tail Tail
lbits:16 head Head
{}
or scsi_link_lst (Offset 14C) SCSI Linked List Head and Tail
<byte 9912>
ulong value As longword
endunion scsi_link_lst (Offset 14C) SCSI Linked List Head and Tail
<byte 9916>
union prog_addr (Offset 150) Programmable Address register
<byte 9916>
{field (By field)}
<byte 9916>
lbits:20 ra ROM/RAM address
lbits:11 reserved Reserved
lbits:1 inc Increment
{}
or prog_addr (Offset 150) Programmable Address register
<byte 9916>
ulong value As longword
endunion prog_addr (Offset 150) Programmable Address register
<byte 9920>
union prog_data (Offset 154) programmable data register
<byte 9920>
{field (By field)}
<byte 9920>
lbits:32 pdr Programmable data
{}
or prog_data (Offset 154) programmable data register
<byte 9920>
ulong value As longword
endunion prog_data (Offset 154) programmable data register
<byte 9924>
{rsvd5[0] ((Offset 158-15F) Reserved)}
<byte 9924>
ulong value 
{}
<byte 9928>
{rsvd5[1] ((Offset 158-15F) Reserved)}
<byte 9928>
ulong value 
{}
<byte 9932>
union int_mess_adr (Offset 160) Interrupt Message Address (write only)
<byte 9932>
{field (By field)}
<byte 9932>
lbits:32 address Interrupt Message Address
{}
or int_mess_adr (Offset 160) Interrupt Message Address (write only)
<byte 9932>
ulong value As longword
endunion int_mess_adr (Offset 160) Interrupt Message Address (write only)
<byte 9936>
union int_mess_value (Offset 164) Interrupt Message Value (write only)
<byte 9936>
{field (By field)}
<byte 9936>
lbits:32 value Interrupt Message Value
{}
or int_mess_value (Offset 164) Interrupt Message Value (write only)
<byte 9936>
ulong value As longword
endunion int_mess_value (Offset 164) Interrupt Message Value (write only)
<byte 9940>
union sgl_page_len (Offset 168) Scatter/Gather List Page Length (write only)
<byte 9940>
{field (By field)}
<byte 9940>
lbits:8 length SGL Page Length
lbits:24 reserved Reserved
{}
or sgl_page_len (Offset 168) Scatter/Gather List Page Length (write only)
<byte 9940>
ulong value As longword
endunion sgl_page_len (Offset 168) Scatter/Gather List Page Length (write only)
<byte 9944>
union my_id (Offset 16C) My ID
<byte 9944>
{field (By field)}
<byte 9944>
lbits:24 id My ID
lbits:8 reserved Reserved
{}
or my_id (Offset 16C) My ID
<byte 9944>
ulong value As longword
endunion my_id (Offset 16C) My ID
<byte 9948>
union gpio (Offset 170) General Purpose I/O
<byte 9948>
{field (By field)}
<byte 9948>
lbits:1 gc0 General Purpose Control 0
lbits:1 gc1 General Purpose Control 1
lbits:1 gc2 General Purpose Control 2
lbits:1 gc3 General Purpose Control 3
lbits:1 gc4 General Purpose Control 4
lbits:1 gc5 General Purpose Control 5
lbits:1 gc6 General Purpose Control 6
lbits:1 gc7 General Purpose Control 7
lbits:8 reserved Reserved
lbits:1 gp0 General Purpose I/O 0
lbits:1 gp1 General Purpose I/O 1
lbits:1 gp2 General Purpose I/O 2
lbits:1 gp3 General Purpose I/O 3
lbits:1 gp4 General Purpose I/O 4
lbits:1 gp5 General Purpose I/O 5
lbits:1 gp6 General Purpose I/O 6
lbits:1 gp7 General Purpose I/O 7
lbits:8 reserved1 Reserved
{}
or gpio (Offset 170) General Purpose I/O
<byte 9948>
ulong value As longword
endunion gpio (Offset 170) General Purpose I/O
<byte 9952>
{rsvd6a ((Offset 174-177) Reserved)}
<byte 9952>
ulong value 
{}
<byte 9956>
union edc_config (Offset 178) EDC Configuration Register
<byte 9956>
{field (By field)}
<byte 9956>
lbits:16 io_seed Starting Seed
lbits:16 reserved Reserved
{}
or edc_config (Offset 178) EDC Configuration Register
<byte 9956>
ulong value As longword
endunion edc_config (Offset 178) EDC Configuration Register
<byte 9960>
union dx4_config3 (Offset 17C) DX4 Configuration Register 3
<byte 9960>
{field (By field)}
<byte 9960>
lbits:9 pfs2 Programmable Frame size field 2
lbits:9 pfs3 Programmable Frame size field 3
lbits:9 pfs4 Programmable Frame size field 4
lbits:5 reserved Reserved
{}
or dx4_config3 (Offset 17C) DX4 Configuration Register 3
<byte 9960>
ulong value As longword
endunion dx4_config3 (Offset 17C) DX4 Configuration Register 3
<byte 9964>
union tach_config2 (Offset 180) Tachyon DX2+ Configuration 2
<byte 9964>
{field (By field)}
<byte 9964>
lbits:9 pfs Programmable Frame Size
lbits:15 reserved Reserved
lbits:8 esi_range Exchange_ID Signaled Interrupt Range
{}
or tach_config2 (Offset 180) Tachyon DX2+ Configuration 2
<byte 9964>
ulong value As longword
endunion tach_config2 (Offset 180) Tachyon DX2+ Configuration 2
<byte 9968>
union tach_config (Offset 184) Tachyon DX2+ Configuration 1
<byte 9968>
{field (By field)}
<byte 9968>
lbits:1 fad FCP Assist Disable
lbits:1 ino In Order
lbits:1 dof Discard OOO FCP Frames
lbits:1 fua FCP Unassisted ACK Enable
lbits:1 ime Interrupt Message Enable
lbits:1 fab Fabric
lbits:1 sic S_ID Copy Enable
lbits:1 eqs Equal Service
lbits:2 reserved Reserved
lbits:1 aks Automatic ACK
lbits:1 ddf Disable Delayed Freeze
lbits:1 ebe Enable Big Endian Mode
lbits:11 reserved1 Reserved
lbits:1 fc2 FCP Class 2 Reassembly Enable
lbits:1 reserved2 Reserved
lbits:1 sdf Save Discarded Frames
lbits:1 rde Response Detect Enable
lbits:1 dam Default ACK Model
lbits:2 reserved3 Reserved
lbits:1 m66 66 MHz Enabled
{}
or tach_config (Offset 184) Tachyon DX2+ Configuration 1
<byte 9968>
ulong value As longword
endunion tach_config (Offset 184) Tachyon DX2+ Configuration 1
<byte 9972>
union tach_control (Offset 188) Tachyon DX2+ Control
<byte 9972>
{field (By field)}
<byte 9972>
lbits:1 gc0 General Purpose Control 0
lbits:1 gc1 General Purpose Control 1
lbits:1 gc2 General Purpose Control 2
lbits:1 gc3 General Purpose Control 3
lbits:1 gc4 General Purpose Control 4
lbits:3 reserved Reserved
lbits:1 feq Freeze ERQ
lbits:1 ffa Freeze FCP Assists
lbits:2 reserved1 Reserved
lbits:1 fis Freeze Inbound FCP Assists When Frame Placed in SFQ
lbits:1 fib Freeze Inbound FCP Assists
lbits:2 reserved2 Reserved
lbits:1 req Resume ERQ
lbits:1 rif Resume Inbound FCP Assists
lbits:1 rof Resume Outbound FCP Assists
lbits:12 reserved3 Reserved
lbits:1 crs Core Reset
{}
or tach_control (Offset 188) Tachyon DX2+ Control
<byte 9972>
ulong value As longword
endunion tach_control (Offset 188) Tachyon DX2+ Control
<byte 9976>
union tach_status (Offset 18C) Tachyon DX2+ Status
<byte 9976>
{field (By field)}
<byte 9976>
lbits:1 gp0 General Purpose I/O 0
lbits:1 gp1 General Purpose I/O 1
lbits:1 gp2 General Purpose I/O 2
lbits:1 gp3 General Purpose I/O 3
lbits:1 gp4 General Purpose Input 4
lbits:5 reserved Reserved
lbits:1 ipe Inbound Parity Error
lbits:1 ope Outbound Parity Error
lbits:4 reserved1 Reserved
lbits:1 eqf ERQ Frozen
lbits:1 iff Inbound FCP Assists Frozen
lbits:1 off Outbound FCP Assists Frozen
lbits:4 reserved2 Reserved
lbits:1 ifce Inbound FIFO CRC Error
lbits:1 ofce Outbound FIFO CRC Error
lbits:1 m66 66 Mhz Enabled
lbits:1 ile Inbound Link Control FIFO Empty
lbits:1 ole Outbound Link Control List Empty
lbits:1 ife Inbound FIFO Empty
lbits:1 ofe Outbound FIFO Empty
lbits:1 imf IMQ Full
lbits:1 ssf SFQ Full
{}
or tach_status (Offset 18C) Tachyon DX2+ Status
<byte 9976>
ulong value As longword
endunion tach_status (Offset 18C) Tachyon DX2+ Status
<byte 9980>
{rsvd7 ((Offset 190) Reserved)}
<byte 9980>
ulong value 
{}
<byte 9984>
union hi_pri_send1 (Offset 194) High Priority Send 1 (write only)
<byte 9984>
{field (By field)}
<byte 9984>
lbits:12 length Frame Length
lbits:7 reserved Reserved
lbits:12 upper_addr Frame Upper Address
lbits:1 reserved1 Reserved
{}
or hi_pri_send1 (Offset 194) High Priority Send 1 (write only)
<byte 9984>
ulong value As longword
endunion hi_pri_send1 (Offset 194) High Priority Send 1 (write only)
<byte 9988>
union hi_pri_send2 (Offset 198) High Priority Send 2 (write only)
<byte 9988>
{field (By field)}
<byte 9988>
lbits:12 length Frame Length
lbits:7 reserved Reserved
lbits:12 upper_addr Frame Upper Address
lbits:1 reserved1 Reserved
{}
or hi_pri_send2 (Offset 198) High Priority Send 2 (write only)
<byte 9988>
ulong value As longword
endunion hi_pri_send2 (Offset 198) High Priority Send 2 (write only)
<byte 9992>
union inbound_rstat1 (Offset 19C) Inbound Resource Status 1
<byte 9992>
{field (By field)}
<byte 9992>
lbits:24 reserved Reserved
lbits:8 sest_lru_count SEST LRU Count
{}
or inbound_rstat1 (Offset 19C) Inbound Resource Status 1
<byte 9992>
ulong value As longword
endunion inbound_rstat1 (Offset 19C) Inbound Resource Status 1
<byte 9996>
union inbound_rstat2 (Offset 1A0) Inbound Resource Status 2
<byte 9996>
{field (By field)}
<byte 9996>
lbits:8 discd_frames Discarded Frame Count
lbits:24 reserved Reserved
{}
or inbound_rstat2 (Offset 1A0) Inbound Resource Status 2
<byte 9996>
ulong value As longword
endunion inbound_rstat2 (Offset 1A0) Inbound Resource Status 2
<byte 10000>
union ee_cr_z_tmr_thr (Offset 1A4) EE_Credit Zero Timer Threshold (write only)
<byte 10000>
{field (By field)}
<byte 10000>
lbits:28 threshold EE_Credit Zero Timer Threshold
lbits:4 reserved Reserved
{}
or ee_cr_z_tmr_thr (Offset 1A4) EE_Credit Zero Timer Threshold (write only)
<byte 10000>
ulong value As longword
endunion ee_cr_z_tmr_thr (Offset 1A4) EE_Credit Zero Timer Threshold (write only)
<byte 10004>
union up_data_addr (Offset 1A8) Upper Data Address (write only)
<byte 10004>
{field (By field)}
<byte 10004>
lbits:12 reserved Reserved
lbits:1 upper_addr1 Upper Data Address--44 bit data space
lbits:19 upper_addr Upper Data Address
{}
or up_data_addr (Offset 1A8) Upper Data Address (write only)
<byte 10004>
ulong value As longword
endunion up_data_addr (Offset 1A8) Upper Data Address (write only)
<byte 10008>
union up_ctrl_addr (Offset 1AC) Upper Control Address (write only)
<byte 10008>
{field (By field)}
<byte 10008>
lbits:32 upper_addr Upper Control Address
{}
or up_ctrl_addr (Offset 1AC) Upper Control Address (write only)
<byte 10008>
ulong value As longword
endunion up_ctrl_addr (Offset 1AC) Upper Control Address (write only)
<byte 10012>
union dyn_half_dup3 (Offset 1B0) Dynamic Half Duplex 3
<byte 10012>
{field (By field)}
<byte 10012>
lbits:1 ef AL_PA 0xEF DHD Login Information
lbits:1 e8 AL_PA 0xE8 DHD Login Information
lbits:1 e4 AL_PA 0xE4 DHD Login Information
lbits:1 e2 AL_PA 0xE2 DHD Login Information
lbits:1 e1 AL_PA 0xE1 DHD Login Information
lbits:1 e0 AL_PA 0xE0 DHD Login Information
lbits:1 dc AL_PA 0xDC DHD Login Information
lbits:1 da AL_PA 0xDA DHD Login Information
lbits:1 d9 AL_PA 0xD9 DHD Login Information
lbits:1 d6 AL_PA 0xD6 DHD Login Information
lbits:1 d5 AL_PA 0xD5 DHD Login Information
lbits:1 d4 AL_PA 0xD4 DHD Login Information
lbits:1 d3 AL_PA 0xD3 DHD Login Information
lbits:1 d2 AL_PA 0xD2 DHD Login Information
lbits:1 d1 AL_PA 0xD1 DHD Login Information
lbits:1 ce AL_PA 0xCE DHD Login Information
lbits:1 cd AL_PA 0xCD DHD Login Information
lbits:1 cc AL_PA 0xCC DHD Login Information
lbits:1 cb AL_PA 0xCB DHD Login Information
lbits:1 ca AL_PA 0xCA DHD Login Information
lbits:1 c9 AL_PA 0xC9 DHD Login Information
lbits:1 c7 AL_PA 0xC7 DHD Login Information
lbits:1 c6 AL_PA 0xC6 DHD Login Information
lbits:1 c5 AL_PA 0xC5 DHD Login Information
lbits:1 c3 AL_PA 0xC3 DHD Login Information
lbits:1 bc AL_PA 0xBC DHD Login Information
lbits:1 ba AL_PA 0xBA DHD Login Information
lbits:1 b9 AL_PA 0xB9 DHD Login Information
lbits:1 b6 AL_PA 0xB6 DHD Login Information
lbits:1 b5 AL_PA 0xB5 DHD Login Information
lbits:1 b4 AL_PA 0xB4 DHD Login Information
lbits:1 b3 AL_PA 0xB3 DHD Login Information
{}
or dyn_half_dup3 (Offset 1B0) Dynamic Half Duplex 3
<byte 10012>
ulong value As longword
endunion dyn_half_dup3 (Offset 1B0) Dynamic Half Duplex 3
<byte 10016>
union dyn_half_dup2 (Offset 1B4) Dynamic Half Duplex 2
<byte 10016>
{field (By field)}
<byte 10016>
lbits:1 alpab2 AL_PA 0xB2 DHD Login Information
lbits:1 alpab1 AL_PA 0xB1 DHD Login Information
lbits:1 alpaae AL_PA 0xAE DHD Login Information
lbits:1 alpaad AL_PA 0xAD DHD Login Information
lbits:1 alpaac AL_PA 0xAC DHD Login Information
lbits:1 alpaab AL_PA 0xAB DHD Login Information
lbits:1 alpaaa AL_PA 0xAA DHD Login Information
lbits:1 alpaa9 AL_PA 0xA9 DHD Login Information
lbits:1 alpaa7 AL_PA 0xA7 DHD Login Information
lbits:1 alpaa6 AL_PA 0xA6 DHD Login Information
lbits:1 alpaa5 AL_PA 0xA5 DHD Login Information
lbits:1 alpaa3 AL_PA 0xA3 DHD Login Information
lbits:1 alpa9f AL_PA 0x9F DHD Login Information
lbits:1 alpa9e AL_PA 0x9E DHD Login Information
lbits:1 alpa9d AL_PA 0x9D DHD Login Information
lbits:1 alpa9b AL_PA 0x9B DHD Login Information
lbits:1 alpa98 AL_PA 0x98 DHD Login Information
lbits:1 alpa97 AL_PA 0x97 DHD Login Information
lbits:1 alpa90 AL_PA 0x90 DHD Login Information
lbits:1 alpa8f AL_PA 0x8F DHD Login Information
lbits:1 alpa88 AL_PA 0x88 DHD Login Information
lbits:1 alpa84 AL_PA 0x84 DHD Login Information
lbits:1 alpa82 AL_PA 0x82 DHD Login Information
lbits:1 alpa81 AL_PA 0x81 DHD Login Information
lbits:1 alpa80 AL_PA 0x80 DHD Login Information
lbits:1 alpa7c AL_PA 0x7C DHD Login Information
lbits:1 alpa7a AL_PA 0x7A DHD Login Information
lbits:1 alpa79 AL_PA 0x79 DHD Login Information
lbits:1 alpa76 AL_PA 0x76 DHD Login Information
lbits:1 alpa75 AL_PA 0x75 DHD Login Information
lbits:1 alpa74 AL_PA 0x74 DHD Login Information
lbits:1 alpa73 AL_PA 0x73 DHD Login Information
{}
or dyn_half_dup2 (Offset 1B4) Dynamic Half Duplex 2
<byte 10016>
ulong value As longword
endunion dyn_half_dup2 (Offset 1B4) Dynamic Half Duplex 2
<byte 10020>
union dyn_half_dup1 (Offset 1B8) Dynamic Half Duplex 1
<byte 10020>
{field (By field)}
<byte 10020>
lbits:1 alpa72 AL_PA 0x72 DHD Login Information
lbits:1 alpa71 AL_PA 0x71 DHD Login Information
lbits:1 alpa6e AL_PA 0x6E DHD Login Information
lbits:1 alpa6d AL_PA 0x6D DHD Login Information
lbits:1 alpa6c AL_PA 0x6C DHD Login Information
lbits:1 alpa6b AL_PA 0x6B DHD Login Information
lbits:1 alpa6a AL_PA 0x6A DHD Login Information
lbits:1 alpa69 AL_PA 0x69 DHD Login Information
lbits:1 alpa67 AL_PA 0x67 DHD Login Information
lbits:1 alpa66 AL_PA 0x66 DHD Login Information
lbits:1 alpa65 AL_PA 0x65 DHD Login Information
lbits:1 alpa63 AL_PA 0x63 DHD Login Information
lbits:1 alpa5c AL_PA 0x5C DHD Login Information
lbits:1 alpa5a AL_PA 0x5A DHD Login Information
lbits:1 alpa59 AL_PA 0x59 DHD Login Information
lbits:1 alpa56 AL_PA 0x56 DHD Login Information
lbits:1 alpa55 AL_PA 0x55 DHD Login Information
lbits:1 alpa54 AL_PA 0x54 DHD Login Information
lbits:1 alpa53 AL_PA 0x53 DHD Login Information
lbits:1 alpa52 AL_PA 0x52 DHD Login Information
lbits:1 alpa51 AL_PA 0x51 DHD Login Information
lbits:1 alpa4e AL_PA 0x4E DHD Login Information
lbits:1 alpa4d AL_PA 0x4D DHD Login Information
lbits:1 alpa4c AL_PA 0x4C DHD Login Information
lbits:1 alpa4b AL_PA 0x4B DHD Login Information
lbits:1 alpa4a AL_PA 0x4A DHD Login Information
lbits:1 alpa49 AL_PA 0x49 DHD Login Information
lbits:1 alpa47 AL_PA 0x47 DHD Login Information
lbits:1 alpa46 AL_PA 0x46 DHD Login Information
lbits:1 alpa45 AL_PA 0x45 DHD Login Information
lbits:1 alpa43 AL_PA 0x43 DHD Login Information
lbits:1 alpa3c AL_PA 0x3C DHD Login Information
{}
or dyn_half_dup1 (Offset 1B8) Dynamic Half Duplex 1
<byte 10020>
ulong value As longword
endunion dyn_half_dup1 (Offset 1B8) Dynamic Half Duplex 1
<byte 10024>
union dyn_half_dup0 (Offset 1BC) Dynamic Half Duplex 0
<byte 10024>
{field (By field)}
<byte 10024>
lbits:1 alpa3a AL_PA 0x3A DHD Login Information
lbits:1 alpa39 AL_PA 0x39 DHD Login Information
lbits:1 alpa36 AL_PA 0x36 DHD Login Information
lbits:1 alpa35 AL_PA 0x35 DHD Login Information
lbits:1 alpa34 AL_PA 0x34 DHD Login Information
lbits:1 alpa33 AL_PA 0x33 DHD Login Information
lbits:1 alpa32 AL_PA 0x32 DHD Login Information
lbits:1 alpa31 AL_PA 0x31 DHD Login Information
lbits:1 alpa2e AL_PA 0x2E DHD Login Information
lbits:1 alpa2d AL_PA 0x2D DHD Login Information
lbits:1 alpa2c AL_PA 0x2C DHD Login Information
lbits:1 alpa2b AL_PA 0x2B DHD Login Information
lbits:1 alpa2a AL_PA 0x2A DHD Login Information
lbits:1 alpa29 AL_PA 0x29 DHD Login Information
lbits:1 alpa27 AL_PA 0x27 DHD Login Information
lbits:1 alpa26 AL_PA 0x26 DHD Login Information
lbits:1 alpa25 AL_PA 0x25 DHD Login Information
lbits:1 alpa23 AL_PA 0x23 DHD Login Information
lbits:1 alpa1f AL_PA 0x1F DHD Login Information
lbits:1 alpa1e AL_PA 0x1E DHD Login Information
lbits:1 alpa1d AL_PA 0x1D DHD Login Information
lbits:1 alpa1b AL_PA 0x1B DHD Login Information
lbits:1 alpa18 AL_PA 0x18 DHD Login Information
lbits:1 alpa17 AL_PA 0x17 DHD Login Information
lbits:1 alpa10 AL_PA 0x10 DHD Login Information
lbits:1 alpa0f AL_PA 0x0F DHD Login Information
lbits:1 alpa08 AL_PA 0x08 DHD Login Information
lbits:1 alpa04 AL_PA 0x04 DHD Login Information
lbits:1 alpa02 AL_PA 0x02 DHD Login Information
lbits:1 alpa01 AL_PA 0x01 DHD Login Information
lbits:1 alpa00 AL_PA 0x00 DHD Login Information
lbits:1 reserved Reserved
{}
or dyn_half_dup0 (Offset 1BC) Dynamic Half Duplex 0
<byte 10024>
ulong value As longword
endunion dyn_half_dup0 (Offset 1BC) Dynamic Half Duplex 0
<byte 10028>
union fm_config1 (Offset 1C0) Frame Manager Configuration 1
<byte 10028>
{field (By field)}
<byte 10028>
lbits:1 bli Bypass Loop Initialization
lbits:1 reserved Reserved
lbits:1 enp Enable N_Port Mode
lbits:1 lr Login Required
lbits:1 inif Initialize as Fabric
lbits:1 rf Respond to Fabric Address
lbits:1 blm Bypass Loop Map
lbits:1 sa Acquire Soft Address
lbits:1 ha Acquire Hard Address
lbits:1 aq Acquire Previously Acquired Address
lbits:1 fa Acquire Fabric Aquired Address
lbits:1 td Timer Disable
lbits:1 sap Skip Arbitration Phase
lbits:1 elb External Loopback/Pad Loopback
lbits:1 ilb Internal loopback
lbits:1 npi Initialize as N_Port
lbits:8 bb_credit BB_Credit
lbits:8 al_pa Desired AL_PA
{}
or fm_config1 (Offset 1C0) Frame Manager Configuration 1
<byte 10028>
ulong value As longword
endunion fm_config1 (Offset 1C0) Frame Manager Configuration 1
<byte 10032>
union fm_control (Offset 1C4) Frame Manager Control
<byte 10032>
{field (By field)}
<byte 10032>
lbits:3 cmd State Machine Command
lbits:1 cl Close Loop Request
lbits:1 reserved Reserved
lbits:1 sp Send Prim_Reg
lbits:1 sq Primitive Sequence
lbits:25 reserved1 Reserved
{}
or fm_control (Offset 1C4) Frame Manager Control
<byte 10032>
ulong value As longword
endunion fm_control (Offset 1C4) Frame Manager Control
<byte 10036>
union fm_status (Offset 1C8) Frame Manager Status
<byte 10036>
{field (By field)}
<byte 10036>
lbits:4 psm Port State Machine
lbits:4 lsm Loop State Machine
lbits:1 ldn Link Down
lbits:1 lup Link Up
lbits:1 es Elastic Store Error
lbits:1 ce Credit Error
lbits:1 lf Link Failure
lbits:1 lg Login Required
lbits:1 ptx Primitive Transmitted
lbits:1 prx Primitive Received
lbits:1 ba Bad AL_PA
lbits:1 lpf LIPf
lbits:1 sto State Time-out
lbits:1 ols OLS/NOS Received
lbits:1 lpb Loop Port Bypass (LPB) Primitive Sequence Received
lbits:1 lpe Loop Port Enable (LPE) Primitive Sequence Received
lbits:1 drs Directed LIP Sequence Received
lbits:1 reserved Reserved
lbits:1 ls Loss of Signal
lbits:1 os Out of Synchronization
lbits:1 flt Link Fault
lbits:1 reserved1 Reserved
lbits:1 byp Node Bypassed
lbits:1 np Non-Participating
lbits:1 tp Transmit Parity Error
lbits:1 lp Loop
{}
or fm_status (Offset 1C8) Frame Manager Status
<byte 10036>
ulong value As longword
endunion fm_status (Offset 1C8) Frame Manager Status
<byte 10040>
union fm_to_values1 (Offset 1CC) Frame Manager Time-Out Values 1
<byte 10040>
{field (By field)}
<byte 10040>
lbits:16 ed_tov Error Detect Time-Out
lbits:9 rt_tov Receiver Transmitter Time-Out
lbits:7 reserved Reserved
{}
or fm_to_values1 (Offset 1CC) Frame Manager Time-Out Values 1
<byte 10040>
ulong value As longword
endunion fm_to_values1 (Offset 1CC) Frame Manager Time-Out Values 1
<byte 10044>
union fm_link_stat1 (Offset 1D0) Frame Manager Link Status 1
<byte 10044>
{field (By field)}
<byte 10044>
lbits:8 link_fail Link Fail Count
lbits:8 loss_of_sync Loss of Synchronization Count
lbits:8 bad_rx_char Bad Received Character Count
lbits:8 loss_of_signal Loss of Signal Count
{}
or fm_link_stat1 (Offset 1D0) Frame Manager Link Status 1
<byte 10044>
ulong value As longword
endunion fm_link_stat1 (Offset 1D0) Frame Manager Link Status 1
<byte 10048>
union fm_link_stat2 (Offset 1D4) Frame Manager Link Status 2
<byte 10048>
{field (By field)}
<byte 10048>
lbits:8 proto_er Protocol Error Count
lbits:8 bad_crc Bad CRC Count
lbits:8 dis_frm Discarded Frames
lbits:8 rx_eofa Received EOFa
{}
or fm_link_stat2 (Offset 1D4) Frame Manager Link Status 2
<byte 10048>
ulong value As longword
endunion fm_link_stat2 (Offset 1D4) Frame Manager Link Status 2
<byte 10052>
union fm_to_values2 (Offset 1D8) Frame Manager Time-Out Values 2
<byte 10052>
{field (By field)}
<byte 10052>
lbits:9 al_time Arbitrated Loop Time-Out
lbits:7 reserved Reserved
lbits:16 lp_tov Loop Time-Out
{}
or fm_to_values2 (Offset 1D8) Frame Manager Time-Out Values 2
<byte 10052>
ulong value As longword
endunion fm_to_values2 (Offset 1D8) Frame Manager Time-Out Values 2
<byte 10056>
union fm_bb0_timer (Offset 1DC) Frame Manager BB_Credit Zero Timer
<byte 10056>
{field (By field)}
<byte 10056>
lbits:24 bb0_timer BB_Credit Timer
lbits:8 reserved Reserved
{}
or fm_bb0_timer (Offset 1DC) Frame Manager BB_Credit Zero Timer
<byte 10056>
ulong value As longword
endunion fm_bb0_timer (Offset 1DC) Frame Manager BB_Credit Zero Timer
<byte 10060>
union fm_wwn_hi (Offset 1E0) Frame Manager World Wide Name High
<byte 10060>
{field (By field)}
<byte 10060>
lbits:32 wwn World Wide Name
{}
or fm_wwn_hi (Offset 1E0) Frame Manager World Wide Name High
<byte 10060>
ulong value As longword
endunion fm_wwn_hi (Offset 1E0) Frame Manager World Wide Name High
<byte 10064>
union fm_wwn_lo (Offset 1E4) Frame Manager World Wide Name Low
<byte 10064>
{field (By field)}
<byte 10064>
lbits:32 wwn World Wide Name
{}
or fm_wwn_lo (Offset 1E4) Frame Manager World Wide Name Low
<byte 10064>
ulong value As longword
endunion fm_wwn_lo (Offset 1E4) Frame Manager World Wide Name Low
<byte 10068>
union fm_rcvd_al_pa (Offset 1E8) Frame Manager Received AL_PA
<byte 10068>
{field (By field)}
<byte 10068>
lbits:8 lipf_alpa AL_PA of Most Recent LIPf Received
lbits:8 bad_alpa AL_PA of Most Recent OPN Sent and Returned Without Being Accepted
lbits:8 acq_alpa AL_PA Acquired During Loop Initialization
lbits:8 reserved Reserved
{}
or fm_rcvd_al_pa (Offset 1E8) Frame Manager Received AL_PA
<byte 10068>
ulong value As longword
endunion fm_rcvd_al_pa (Offset 1E8) Frame Manager Received AL_PA
<byte 10072>
union fm_primitive (Offset 1EC) Frame Manager Primitive
<byte 10072>
{field (By field)}
<byte 10072>
lbits:24 prim_value Primitive to be Sent
lbits:8 reserved Reserved
{}
or fm_primitive (Offset 1EC) Frame Manager Primitive
<byte 10072>
ulong value As longword
endunion fm_primitive (Offset 1EC) Frame Manager Primitive
<byte 10076>
union fm_link_stat3 (Offset 1F0) Frame Manager Link Status 3
<byte 10076>
{field (By field)}
<byte 10076>
lbits:8 exp_frm Expired Frames
lbits:24 reserved Reserved
{}
or fm_link_stat3 (Offset 1F0) Frame Manager Link Status 3
<byte 10076>
ulong value As longword
endunion fm_link_stat3 (Offset 1F0) Frame Manager Link Status 3
<byte 10080>
union fm_config2 (Offset 1F4) Frame Manager Configuration 2
<byte 10080>
{field (By field)}
<byte 10080>
lbits:1 dac Disable Auto Close
lbits:2 nbc Non-zero Login BB_Credit
lbits:1 eei Enable ERR_INIT
lbits:1 icb Ignore Close Bit
lbits:2 atv Arbitration Threshold Value
lbits:1 gde Garbage Deletion Enable
lbits:8 laa Lowest Allowable AL_PA
lbits:5 reserved Reserved
lbits:1 dao Disable 2xAL_TIME Timeout on Open
lbits:3 reserved1 Reserved
lbits:1 prm Promiscuous Mode
lbits:1 wpe Wait For Port Enable
lbits:1 fmh Force Monitor State With Hard Address
lbits:1 fmn Force Monitor Non-participating State
lbits:1 dlm Disable Loop Master
lbits:1 dsa Disable Soft Address Selection
lbits:1 ilp Ignore LPB/LPE Primitive Sequences
{}
or fm_config2 (Offset 1F4) Frame Manager Configuration 2
<byte 10080>
ulong value As longword
endunion fm_config2 (Offset 1F4) Frame Manager Configuration 2
<byte 10084>
union pci_reg_1F8 (Offset 1F8) PCI MCTR/ROMCTR/RESERVED
<byte 10084>
{field (By field)}
<byte 10084>
{pci_rsvd1F8 ((Offset 1F8) Reserved)}
<byte 10084>
utiny value 
{}
<byte 10085>
{pci_rsvd1F9 ((Offset 1F9) Reserved)}
<byte 10085>
utiny value 
{}
<byte 10086>
union romctr (Offset 1FA) PCI ROM Control
<byte 10086>
{field (By field)}
<byte 10086>
tbits:1 vpp_en ROM VPP Enable
tbits:1 fla Flash Installed (read only)
tbits:1 rom ROM Installed (read only)
tbits:5 reserved Reserved
{}
or romctr (Offset 1FA) PCI ROM Control
<byte 10086>
utiny value As byte
endunion romctr (Offset 1FA) PCI ROM Control
<byte 10087>
union mctr (Offset 1FB) PCI Master Control
<byte 10087>
{field (By field)}
<byte 10087>
tbits:2 reserved1 Reserved
tbits:1 p64 PCI Present and Active
tbits:4 reserved Reserved
tbits:1 dlt Disable Latency Timer
{}
or mctr (Offset 1FB) PCI Master Control
<byte 10087>
utiny value As byte
endunion mctr (Offset 1FB) PCI Master Control
{}
or pci_reg_1F8 (Offset 1F8) PCI MCTR/ROMCTR/RESERVED
<byte 10084>
ulong value As longword
endunion pci_reg_1F8 (Offset 1F8) PCI MCTR/ROMCTR/RESERVED
<byte 10088>
union pci_reg_1FC (Offset 1FC) INTSTAT/INTEN/INTPEND/SOFTRST
<byte 10088>
{field (By field)}
<byte 10088>
union softrst (Offset 1FC) PCI Interface Reset Control
<byte 10088>
{field (By field)}
<byte 10088>
tbits:1 rst PCI Interface Soft Reset
tbits:7 reserved Reserved
{}
or softrst (Offset 1FC) PCI Interface Reset Control
<byte 10088>
utiny value As byte
endunion softrst (Offset 1FC) PCI Interface Reset Control
<byte 10089>
union intpend (Offset 1FD) PCI Interrupt Pending
<byte 10089>
{field (By field)}
<byte 10089>
tbits:1 per PCI Error Detected Interrupt
tbits:1 der Device Error Detected Interrupt
tbits:1 fint Function Interrupt
tbits:2 reserved1 Reserved
tbits:1 ube Unsupported Byte Enables
tbits:2 reserved Reserved
{}
or intpend (Offset 1FD) PCI Interrupt Pending
<byte 10089>
utiny value As byte
endunion intpend (Offset 1FD) PCI Interrupt Pending
<byte 10090>
union inten (Offset 1FE) PCI Interrupt Enable
<byte 10090>
{field (By field)}
<byte 10090>
tbits:1 per PCI Error Detected Interrupt
tbits:1 der Device Error Detected Interrupt
tbits:1 fint Function Interrupt
tbits:2 reserved1 Reserved
tbits:1 ube Unsupported Byte Enables
tbits:2 reserved Reserved
{}
or inten (Offset 1FE) PCI Interrupt Enable
<byte 10090>
utiny value As byte
endunion inten (Offset 1FE) PCI Interrupt Enable
<byte 10091>
union intstat (Offset 1FF) PCI Interrupt Status
<byte 10091>
{field (By field)}
<byte 10091>
tbits:1 per PCI Error Detected Interrupt
tbits:1 der Device Error Detected Interrupt
tbits:1 fint Function Interrupt
tbits:2 reserved1 Reserved
tbits:1 ube Unsupported Byte Enables
tbits:2 reserved Reserved
{}
or intstat (Offset 1FF) PCI Interrupt Status
<byte 10091>
utiny value As byte
endunion intstat (Offset 1FF) PCI Interrupt Status
{}
or pci_reg_1FC (Offset 1FC) INTSTAT/INTEN/INTPEND/SOFTRST
<byte 10088>
ulong value As longword
endunion pci_reg_1FC (Offset 1FC) INTSTAT/INTEN/INTPEND/SOFTRST
{}
endunion csr[6] Tachyon DX2+ CSR Registers
<byte 10092>
union csr[7] Tachyon DX2+ CSR Registers
<byte 10092>
ulong[128] csra Tachyon DX2+ CSR Registers As Longwords
or csr[7] Tachyon DX2+ CSR Registers
<byte 10092>
{csr (Tachyon DX2+ CSR Registers By Field)}
<byte 10092>
union erq_base (Offset 000) ERQ Base (write only)
<byte 10092>
{field (By field)}
<byte 10092>
lbits:32 address ERQ Base Address
{}
or erq_base (Offset 000) ERQ Base (write only)
<byte 10092>
ulong value As longword
endunion erq_base (Offset 000) ERQ Base (write only)
<byte 10096>
union erq_len (Offset 004) ERQ Length (write only)
<byte 10096>
{field (By field)}
<byte 10096>
lbits:12 length ERQ Length
lbits:20 reserved Reserved
{}
or erq_len (Offset 004) ERQ Length (write only)
<byte 10096>
ulong value As longword
endunion erq_len (Offset 004) ERQ Length (write only)
<byte 10100>
union erq_prod (Offset 008) ERQ Producer Index
<byte 10100>
{field (By field)}
<byte 10100>
lbits:12 index ERQ Producer Index
lbits:20 reserved Reserved
{}
or erq_prod (Offset 008) ERQ Producer Index
<byte 10100>
ulong value As longword
endunion erq_prod (Offset 008) ERQ Producer Index
<byte 10104>
union erq_cons_adr (Offset 00C) ERQ Consumer Index Address (write only)
<byte 10104>
{field (By field)}
<byte 10104>
lbits:32 address ERQ Consumer Index Address
{}
or erq_cons_adr (Offset 00C) ERQ Consumer Index Address (write only)
<byte 10104>
ulong value As longword
endunion erq_cons_adr (Offset 00C) ERQ Consumer Index Address (write only)
<byte 10108>
union erq_cons (Offset 010) ERQ Consumer Index
<byte 10108>
{field (By field)}
<byte 10108>
lbits:12 index ERQ Consumer Index
lbits:20 reserved Reserved
{}
or erq_cons (Offset 010) ERQ Consumer Index
<byte 10108>
ulong value As longword
endunion erq_cons (Offset 010) ERQ Consumer Index
<byte 10112>
{rsvd1[0] ((Offset 014-04F) Reserved)}
<byte 10112>
ulong value 
{}
<byte 10116>
{rsvd1[1] ((Offset 014-04F) Reserved)}
<byte 10116>
ulong value 
{}
<byte 10120>
{rsvd1[2] ((Offset 014-04F) Reserved)}
<byte 10120>
ulong value 
{}
<byte 10124>
{rsvd1[3] ((Offset 014-04F) Reserved)}
<byte 10124>
ulong value 
{}
<byte 10128>
{rsvd1[4] ((Offset 014-04F) Reserved)}
<byte 10128>
ulong value 
{}
<byte 10132>
{rsvd1[5] ((Offset 014-04F) Reserved)}
<byte 10132>
ulong value 
{}
<byte 10136>
{rsvd1[6] ((Offset 014-04F) Reserved)}
<byte 10136>
ulong value 
{}
<byte 10140>
{rsvd1[7] ((Offset 014-04F) Reserved)}
<byte 10140>
ulong value 
{}
<byte 10144>
{rsvd1[8] ((Offset 014-04F) Reserved)}
<byte 10144>
ulong value 
{}
<byte 10148>
{rsvd1[9] ((Offset 014-04F) Reserved)}
<byte 10148>
ulong value 
{}
<byte 10152>
{rsvd1[10] ((Offset 014-04F) Reserved)}
<byte 10152>
ulong value 
{}
<byte 10156>
{rsvd1[11] ((Offset 014-04F) Reserved)}
<byte 10156>
ulong value 
{}
<byte 10160>
{rsvd1[12] ((Offset 014-04F) Reserved)}
<byte 10160>
ulong value 
{}
<byte 10164>
{rsvd1[13] ((Offset 014-04F) Reserved)}
<byte 10164>
ulong value 
{}
<byte 10168>
{rsvd1[14] ((Offset 014-04F) Reserved)}
<byte 10168>
ulong value 
{}
<byte 10172>
union sfq_base (Offset 050) SFQ Base (write only)
<byte 10172>
{field (By field)}
<byte 10172>
lbits:32 address SFQ Base Address
{}
or sfq_base (Offset 050) SFQ Base (write only)
<byte 10172>
ulong value As longword
endunion sfq_base (Offset 050) SFQ Base (write only)
<byte 10176>
union sfq_len (Offset 054) SFQ Length (write only)
<byte 10176>
{field (By field)}
<byte 10176>
lbits:12 length SFQ Length
lbits:20 reserved Reserved
{}
or sfq_len (Offset 054) SFQ Length (write only)
<byte 10176>
ulong value As longword
endunion sfq_len (Offset 054) SFQ Length (write only)
<byte 10180>
union sfq_cons (Offset 058) SFQ Consumer Index
<byte 10180>
{field (By field)}
<byte 10180>
lbits:12 index SFQ Consumer Index
lbits:20 reserved Reserved
{}
or sfq_cons (Offset 058) SFQ Consumer Index
<byte 10180>
ulong value As longword
endunion sfq_cons (Offset 058) SFQ Consumer Index
<byte 10184>
{rsvd2[0] ((Offset 05C-07B) Reserved)}
<byte 10184>
ulong value 
{}
<byte 10188>
{rsvd2[1] ((Offset 05C-07B) Reserved)}
<byte 10188>
ulong value 
{}
<byte 10192>
{rsvd2[2] ((Offset 05C-07B) Reserved)}
<byte 10192>
ulong value 
{}
<byte 10196>
{rsvd2[3] ((Offset 05C-07B) Reserved)}
<byte 10196>
ulong value 
{}
<byte 10200>
{rsvd2[4] ((Offset 05C-07B) Reserved)}
<byte 10200>
ulong value 
{}
<byte 10204>
{rsvd2[5] ((Offset 05C-07B) Reserved)}
<byte 10204>
ulong value 
{}
<byte 10208>
{rsvd2[6] ((Offset 05C-07B) Reserved)}
<byte 10208>
ulong value 
{}
<byte 10212>
{rsvd2[7] ((Offset 05C-07B) Reserved)}
<byte 10212>
ulong value 
{}
<byte 10216>
union int_delay_timer (Offset 07C) Interrupt Delay Timer (write only)
<byte 10216>
{field (By field)}
<byte 10216>
lbits:4 timer Interrupt Timer Value
lbits:3 reserved Reserved
lbits:1 ihf Interrupt when IMQ Half Full
lbits:24 reserved1 Reserved
{}
or int_delay_timer (Offset 07C) Interrupt Delay Timer (write only)
<byte 10216>
ulong value As longword
endunion int_delay_timer (Offset 07C) Interrupt Delay Timer (write only)
<byte 10220>
union imq_base (Offset 080) IMQ Base (write only)
<byte 10220>
{field (By field)}
<byte 10220>
lbits:32 address IMQ Base Address
{}
or imq_base (Offset 080) IMQ Base (write only)
<byte 10220>
ulong value As longword
endunion imq_base (Offset 080) IMQ Base (write only)
<byte 10224>
union imq_len (Offset 084) IMQ Length (write only)
<byte 10224>
{field (By field)}
<byte 10224>
lbits:12 length IMQ Length
lbits:20 reserved Reserved
{}
or imq_len (Offset 084) IMQ Length (write only)
<byte 10224>
ulong value As longword
endunion imq_len (Offset 084) IMQ Length (write only)
<byte 10228>
union imq_cons (Offset 088) IMQ Consumer Index
<byte 10228>
{field (By field)}
<byte 10228>
lbits:12 index IMQ Consumer Index
lbits:20 reserved Reserved
{}
or imq_cons (Offset 088) IMQ Consumer Index
<byte 10228>
ulong value As longword
endunion imq_cons (Offset 088) IMQ Consumer Index
<byte 10232>
union imq_prod_adr (Offset 08C) IMQ Producer Index Address (write only)
<byte 10232>
{field (By field)}
<byte 10232>
lbits:32 address IMQ Producer Index Address
{}
or imq_prod_adr (Offset 08C) IMQ Producer Index Address (write only)
<byte 10232>
ulong value As longword
endunion imq_prod_adr (Offset 08C) IMQ Producer Index Address (write only)
<byte 10236>
{rsvd3[0] ((Offset 090-0FC) Reserved)}
<byte 10236>
ulong value 
{}
<byte 10240>
{rsvd3[1] ((Offset 090-0FC) Reserved)}
<byte 10240>
ulong value 
{}
<byte 10244>
{rsvd3[2] ((Offset 090-0FC) Reserved)}
<byte 10244>
ulong value 
{}
<byte 10248>
{rsvd3[3] ((Offset 090-0FC) Reserved)}
<byte 10248>
ulong value 
{}
<byte 10252>
{rsvd3[4] ((Offset 090-0FC) Reserved)}
<byte 10252>
ulong value 
{}
<byte 10256>
{rsvd3[5] ((Offset 090-0FC) Reserved)}
<byte 10256>
ulong value 
{}
<byte 10260>
{rsvd3[6] ((Offset 090-0FC) Reserved)}
<byte 10260>
ulong value 
{}
<byte 10264>
{rsvd3[7] ((Offset 090-0FC) Reserved)}
<byte 10264>
ulong value 
{}
<byte 10268>
{rsvd3[8] ((Offset 090-0FC) Reserved)}
<byte 10268>
ulong value 
{}
<byte 10272>
{rsvd3[9] ((Offset 090-0FC) Reserved)}
<byte 10272>
ulong value 
{}
<byte 10276>
{rsvd3[10] ((Offset 090-0FC) Reserved)}
<byte 10276>
ulong value 
{}
<byte 10280>
{rsvd3[11] ((Offset 090-0FC) Reserved)}
<byte 10280>
ulong value 
{}
<byte 10284>
{rsvd3[12] ((Offset 090-0FC) Reserved)}
<byte 10284>
ulong value 
{}
<byte 10288>
{rsvd3[13] ((Offset 090-0FC) Reserved)}
<byte 10288>
ulong value 
{}
<byte 10292>
{rsvd3[14] ((Offset 090-0FC) Reserved)}
<byte 10292>
ulong value 
{}
<byte 10296>
{rsvd3[15] ((Offset 090-0FC) Reserved)}
<byte 10296>
ulong value 
{}
<byte 10300>
{rsvd3[16] ((Offset 090-0FC) Reserved)}
<byte 10300>
ulong value 
{}
<byte 10304>
{rsvd3[17] ((Offset 090-0FC) Reserved)}
<byte 10304>
ulong value 
{}
<byte 10308>
{rsvd3[18] ((Offset 090-0FC) Reserved)}
<byte 10308>
ulong value 
{}
<byte 10312>
{rsvd3[19] ((Offset 090-0FC) Reserved)}
<byte 10312>
ulong value 
{}
<byte 10316>
{rsvd3[20] ((Offset 090-0FC) Reserved)}
<byte 10316>
ulong value 
{}
<byte 10320>
{rsvd3[21] ((Offset 090-0FC) Reserved)}
<byte 10320>
ulong value 
{}
<byte 10324>
{rsvd3[22] ((Offset 090-0FC) Reserved)}
<byte 10324>
ulong value 
{}
<byte 10328>
{rsvd3[23] ((Offset 090-0FC) Reserved)}
<byte 10328>
ulong value 
{}
<byte 10332>
{rsvd3[24] ((Offset 090-0FC) Reserved)}
<byte 10332>
ulong value 
{}
<byte 10336>
{rsvd3[25] ((Offset 090-0FC) Reserved)}
<byte 10336>
ulong value 
{}
<byte 10340>
{rsvd3[26] ((Offset 090-0FC) Reserved)}
<byte 10340>
ulong value 
{}
<byte 10344>
{rsvd3[27] ((Offset 090-0FC) Reserved)}
<byte 10344>
ulong value 
{}
<byte 10348>
union fm_config3 (Offset 100) Frame Manager Configuration 3
<byte 10348>
{field (By field)}
<byte 10348>
lbits:6 bec Termination Receive
lbits:3 reserved4 Reserved
lbits:1 xrb Wrapback
lbits:2 reserved Reserved
lbits:3 xem Output pre-emphasis
lbits:4 reserved1 Reserved
lbits:1 mustbe1 Must be 1
lbits:1 stb Start BERT
lbits:1 enb Enable BERT
lbits:2 sdm Signal differential mode
lbits:2 rxs Receiver Speed
lbits:2 txs Transmitter Speed
lbits:1 reserved3 Reserved
lbits:1 xlr Force iTR to lock reference clock
lbits:1 reserved0 Reserved
lbits:1 xcv Type of Transceiver
{}
or fm_config3 (Offset 100) Frame Manager Configuration 3
<byte 10348>
ulong value As longword
endunion fm_config3 (Offset 100) Frame Manager Configuration 3
<byte 10352>
union fm_statuss (Offset 104) Frame Manager Status Shadow (read only)
<byte 10352>
{field (By field)}
<byte 10352>
lbits:4 psm Port State Machine
lbits:4 lsm Loop State Machine
lbits:1 ldn Link Down
lbits:1 lup Link Up
lbits:1 es Elastic Store Error
lbits:1 ce Credit Error
lbits:1 lf Link Failure
lbits:1 lg Login Required
lbits:1 ptx Primitive Transmitted
lbits:1 prx Primitive Received
lbits:1 ba Bad AL_PA
lbits:1 lpf LIPf
lbits:1 sto State Time-out
lbits:1 ols OLS/NOS Received
lbits:1 lpb Loop Port Bypass (LPB) Primitive Sequence Received
lbits:1 lpe Loop Port Enable (LPE) Primitive Sequence Received
lbits:1 drs Directed LIP Sequence Received
lbits:1 reserved Reserved
lbits:1 ls Loss of Signal
lbits:1 os Out of Synchronization
lbits:1 flt Link Fault
lbits:1 reserved1 Reserved
lbits:1 byp Node Bypassed
lbits:1 np Non-Participating
lbits:1 tp Transmit Parity Error
lbits:1 lp Loop
{}
or fm_statuss (Offset 104) Frame Manager Status Shadow (read only)
<byte 10352>
ulong value As longword
endunion fm_statuss (Offset 104) Frame Manager Status Shadow (read only)
<byte 10356>
{rsvd3a[0] ((Offset 108-10f) Reserved)}
<byte 10356>
ulong value 
{}
<byte 10360>
{rsvd3a[1] ((Offset 108-10f) Reserved)}
<byte 10360>
ulong value 
{}
<byte 10364>
union sfp_cmd_status (Offset 110) SFP command and status
<byte 10364>
{field (No description available)}
<byte 10364>
lbits:1 gna Generate NACK
lbits:1 rts Reset Slave
lbits:1 wrc Write command
lbits:1 rdc Read command
lbits:1 gst Generate Stop
lbits:1 sta Generate Start
lbits:2 reserved1 Reserved
lbits:1 rna Received NACK
lbits:1 sby SFP Busy
lbits:1 tip Transfer in progress
lbits:9 reserved Reserved
lbits:12 lp Clock Divisor
{}
or sfp_cmd_status (Offset 110) SFP command and status
<byte 10364>
ulong value 
endunion sfp_cmd_status (Offset 110) SFP command and status
<byte 10368>
union sfp_data (Offset 114) SFP data
<byte 10368>
{field (By field)}
<byte 10368>
lbits:8 sfpd SFPD Transmit
lbits:24 reserved Reserved
{}
or sfp_data (Offset 114) SFP data
<byte 10368>
ulong value As longword
endunion sfp_data (Offset 114) SFP data
<byte 10372>
union fm_config4 (Offset 118) Frame Manager Configuration 4
<byte 10372>
{field (By field)}
<byte 10372>
lbits:1 tbe Transmit Link BIST error
lbits:1 tlr Transmit Link BIST reset
lbits:1 tle Transmit Link BIST enable
lbits:1 rbe Receive Link BIST error
lbits:1 rll Receive Link BIST loop-back
lbits:1 rlr Receive Link BIST reset
lbits:1 rle Receive Link BIST enable
lbits:7 reserved3 Reserved
lbits:1 ipl ITR PPL Lock
lbits:1 reserved2 Reserved
lbits:1 dtf Disable transceiver LOS filter
lbits:1 dtl Disable transceiver LOS
lbits:1 dsr Disable iTR RXLOS
lbits:1 ttd Transceiver Tx Disable
lbits:2 reserved1 Reserved
lbits:1 rfl Receive ast Lock Disable
lbits:9 reserved Reserved
{}
or fm_config4 (Offset 118) Frame Manager Configuration 4
<byte 10372>
ulong value As longword
endunion fm_config4 (Offset 118) Frame Manager Configuration 4
<byte 10376>
union fm_config5 (Offset 11C) Frame Manager Configuration 5
<byte 10376>
{field (By field)}
<byte 10376>
lbits:32 reserved Reserved
{}
or fm_config5 (Offset 11C) Frame Manager Configuration 5
<byte 10376>
ulong value As longword
endunion fm_config5 (Offset 11C) Frame Manager Configuration 5
<byte 10380>
{rsvd3b[0] ((Offset 120-13F) Reserved)}
<byte 10380>
ulong value 
{}
<byte 10384>
{rsvd3b[1] ((Offset 120-13F) Reserved)}
<byte 10384>
ulong value 
{}
<byte 10388>
{rsvd3b[2] ((Offset 120-13F) Reserved)}
<byte 10388>
ulong value 
{}
<byte 10392>
{rsvd3b[3] ((Offset 120-13F) Reserved)}
<byte 10392>
ulong value 
{}
<byte 10396>
{rsvd3b[4] ((Offset 120-13F) Reserved)}
<byte 10396>
ulong value 
{}
<byte 10400>
{rsvd3b[5] ((Offset 120-13F) Reserved)}
<byte 10400>
ulong value 
{}
<byte 10404>
{rsvd3b[6] ((Offset 120-13F) Reserved)}
<byte 10404>
ulong value 
{}
<byte 10408>
{rsvd3b[7] ((Offset 120-13F) Reserved)}
<byte 10408>
ulong value 
{}
<byte 10412>
union sest_base (Offset 140) SEST Base (write only)
<byte 10412>
{field (By field)}
<byte 10412>
lbits:32 address SEST Base Address
{}
or sest_base (Offset 140) SEST Base (write only)
<byte 10412>
ulong value As longword
endunion sest_base (Offset 140) SEST Base (write only)
<byte 10416>
union sest_len (Offset 144) SEST Length (write only)
<byte 10416>
{field (By field)}
<byte 10416>
lbits:16 length SEST Length
lbits:16 reserved Reserved
{}
or sest_len (Offset 144) SEST Length (write only)
<byte 10416>
ulong value As longword
endunion sest_len (Offset 144) SEST Length (write only)
<byte 10420>
{rsvd4 ((Offset 148) Reserved)}
<byte 10420>
ulong value 
{}
<byte 10424>
union scsi_link_lst (Offset 14C) SCSI Linked List Head and Tail
<byte 10424>
{field (By field)}
<byte 10424>
lbits:16 tail Tail
lbits:16 head Head
{}
or scsi_link_lst (Offset 14C) SCSI Linked List Head and Tail
<byte 10424>
ulong value As longword
endunion scsi_link_lst (Offset 14C) SCSI Linked List Head and Tail
<byte 10428>
union prog_addr (Offset 150) Programmable Address register
<byte 10428>
{field (By field)}
<byte 10428>
lbits:20 ra ROM/RAM address
lbits:11 reserved Reserved
lbits:1 inc Increment
{}
or prog_addr (Offset 150) Programmable Address register
<byte 10428>
ulong value As longword
endunion prog_addr (Offset 150) Programmable Address register
<byte 10432>
union prog_data (Offset 154) programmable data register
<byte 10432>
{field (By field)}
<byte 10432>
lbits:32 pdr Programmable data
{}
or prog_data (Offset 154) programmable data register
<byte 10432>
ulong value As longword
endunion prog_data (Offset 154) programmable data register
<byte 10436>
{rsvd5[0] ((Offset 158-15F) Reserved)}
<byte 10436>
ulong value 
{}
<byte 10440>
{rsvd5[1] ((Offset 158-15F) Reserved)}
<byte 10440>
ulong value 
{}
<byte 10444>
union int_mess_adr (Offset 160) Interrupt Message Address (write only)
<byte 10444>
{field (By field)}
<byte 10444>
lbits:32 address Interrupt Message Address
{}
or int_mess_adr (Offset 160) Interrupt Message Address (write only)
<byte 10444>
ulong value As longword
endunion int_mess_adr (Offset 160) Interrupt Message Address (write only)
<byte 10448>
union int_mess_value (Offset 164) Interrupt Message Value (write only)
<byte 10448>
{field (By field)}
<byte 10448>
lbits:32 value Interrupt Message Value
{}
or int_mess_value (Offset 164) Interrupt Message Value (write only)
<byte 10448>
ulong value As longword
endunion int_mess_value (Offset 164) Interrupt Message Value (write only)
<byte 10452>
union sgl_page_len (Offset 168) Scatter/Gather List Page Length (write only)
<byte 10452>
{field (By field)}
<byte 10452>
lbits:8 length SGL Page Length
lbits:24 reserved Reserved
{}
or sgl_page_len (Offset 168) Scatter/Gather List Page Length (write only)
<byte 10452>
ulong value As longword
endunion sgl_page_len (Offset 168) Scatter/Gather List Page Length (write only)
<byte 10456>
union my_id (Offset 16C) My ID
<byte 10456>
{field (By field)}
<byte 10456>
lbits:24 id My ID
lbits:8 reserved Reserved
{}
or my_id (Offset 16C) My ID
<byte 10456>
ulong value As longword
endunion my_id (Offset 16C) My ID
<byte 10460>
union gpio (Offset 170) General Purpose I/O
<byte 10460>
{field (By field)}
<byte 10460>
lbits:1 gc0 General Purpose Control 0
lbits:1 gc1 General Purpose Control 1
lbits:1 gc2 General Purpose Control 2
lbits:1 gc3 General Purpose Control 3
lbits:1 gc4 General Purpose Control 4
lbits:1 gc5 General Purpose Control 5
lbits:1 gc6 General Purpose Control 6
lbits:1 gc7 General Purpose Control 7
lbits:8 reserved Reserved
lbits:1 gp0 General Purpose I/O 0
lbits:1 gp1 General Purpose I/O 1
lbits:1 gp2 General Purpose I/O 2
lbits:1 gp3 General Purpose I/O 3
lbits:1 gp4 General Purpose I/O 4
lbits:1 gp5 General Purpose I/O 5
lbits:1 gp6 General Purpose I/O 6
lbits:1 gp7 General Purpose I/O 7
lbits:8 reserved1 Reserved
{}
or gpio (Offset 170) General Purpose I/O
<byte 10460>
ulong value As longword
endunion gpio (Offset 170) General Purpose I/O
<byte 10464>
{rsvd6a ((Offset 174-177) Reserved)}
<byte 10464>
ulong value 
{}
<byte 10468>
union edc_config (Offset 178) EDC Configuration Register
<byte 10468>
{field (By field)}
<byte 10468>
lbits:16 io_seed Starting Seed
lbits:16 reserved Reserved
{}
or edc_config (Offset 178) EDC Configuration Register
<byte 10468>
ulong value As longword
endunion edc_config (Offset 178) EDC Configuration Register
<byte 10472>
union dx4_config3 (Offset 17C) DX4 Configuration Register 3
<byte 10472>
{field (By field)}
<byte 10472>
lbits:9 pfs2 Programmable Frame size field 2
lbits:9 pfs3 Programmable Frame size field 3
lbits:9 pfs4 Programmable Frame size field 4
lbits:5 reserved Reserved
{}
or dx4_config3 (Offset 17C) DX4 Configuration Register 3
<byte 10472>
ulong value As longword
endunion dx4_config3 (Offset 17C) DX4 Configuration Register 3
<byte 10476>
union tach_config2 (Offset 180) Tachyon DX2+ Configuration 2
<byte 10476>
{field (By field)}
<byte 10476>
lbits:9 pfs Programmable Frame Size
lbits:15 reserved Reserved
lbits:8 esi_range Exchange_ID Signaled Interrupt Range
{}
or tach_config2 (Offset 180) Tachyon DX2+ Configuration 2
<byte 10476>
ulong value As longword
endunion tach_config2 (Offset 180) Tachyon DX2+ Configuration 2
<byte 10480>
union tach_config (Offset 184) Tachyon DX2+ Configuration 1
<byte 10480>
{field (By field)}
<byte 10480>
lbits:1 fad FCP Assist Disable
lbits:1 ino In Order
lbits:1 dof Discard OOO FCP Frames
lbits:1 fua FCP Unassisted ACK Enable
lbits:1 ime Interrupt Message Enable
lbits:1 fab Fabric
lbits:1 sic S_ID Copy Enable
lbits:1 eqs Equal Service
lbits:2 reserved Reserved
lbits:1 aks Automatic ACK
lbits:1 ddf Disable Delayed Freeze
lbits:1 ebe Enable Big Endian Mode
lbits:11 reserved1 Reserved
lbits:1 fc2 FCP Class 2 Reassembly Enable
lbits:1 reserved2 Reserved
lbits:1 sdf Save Discarded Frames
lbits:1 rde Response Detect Enable
lbits:1 dam Default ACK Model
lbits:2 reserved3 Reserved
lbits:1 m66 66 MHz Enabled
{}
or tach_config (Offset 184) Tachyon DX2+ Configuration 1
<byte 10480>
ulong value As longword
endunion tach_config (Offset 184) Tachyon DX2+ Configuration 1
<byte 10484>
union tach_control (Offset 188) Tachyon DX2+ Control
<byte 10484>
{field (By field)}
<byte 10484>
lbits:1 gc0 General Purpose Control 0
lbits:1 gc1 General Purpose Control 1
lbits:1 gc2 General Purpose Control 2
lbits:1 gc3 General Purpose Control 3
lbits:1 gc4 General Purpose Control 4
lbits:3 reserved Reserved
lbits:1 feq Freeze ERQ
lbits:1 ffa Freeze FCP Assists
lbits:2 reserved1 Reserved
lbits:1 fis Freeze Inbound FCP Assists When Frame Placed in SFQ
lbits:1 fib Freeze Inbound FCP Assists
lbits:2 reserved2 Reserved
lbits:1 req Resume ERQ
lbits:1 rif Resume Inbound FCP Assists
lbits:1 rof Resume Outbound FCP Assists
lbits:12 reserved3 Reserved
lbits:1 crs Core Reset
{}
or tach_control (Offset 188) Tachyon DX2+ Control
<byte 10484>
ulong value As longword
endunion tach_control (Offset 188) Tachyon DX2+ Control
<byte 10488>
union tach_status (Offset 18C) Tachyon DX2+ Status
<byte 10488>
{field (By field)}
<byte 10488>
lbits:1 gp0 General Purpose I/O 0
lbits:1 gp1 General Purpose I/O 1
lbits:1 gp2 General Purpose I/O 2
lbits:1 gp3 General Purpose I/O 3
lbits:1 gp4 General Purpose Input 4
lbits:5 reserved Reserved
lbits:1 ipe Inbound Parity Error
lbits:1 ope Outbound Parity Error
lbits:4 reserved1 Reserved
lbits:1 eqf ERQ Frozen
lbits:1 iff Inbound FCP Assists Frozen
lbits:1 off Outbound FCP Assists Frozen
lbits:4 reserved2 Reserved
lbits:1 ifce Inbound FIFO CRC Error
lbits:1 ofce Outbound FIFO CRC Error
lbits:1 m66 66 Mhz Enabled
lbits:1 ile Inbound Link Control FIFO Empty
lbits:1 ole Outbound Link Control List Empty
lbits:1 ife Inbound FIFO Empty
lbits:1 ofe Outbound FIFO Empty
lbits:1 imf IMQ Full
lbits:1 ssf SFQ Full
{}
or tach_status (Offset 18C) Tachyon DX2+ Status
<byte 10488>
ulong value As longword
endunion tach_status (Offset 18C) Tachyon DX2+ Status
<byte 10492>
{rsvd7 ((Offset 190) Reserved)}
<byte 10492>
ulong value 
{}
<byte 10496>
union hi_pri_send1 (Offset 194) High Priority Send 1 (write only)
<byte 10496>
{field (By field)}
<byte 10496>
lbits:12 length Frame Length
lbits:7 reserved Reserved
lbits:12 upper_addr Frame Upper Address
lbits:1 reserved1 Reserved
{}
or hi_pri_send1 (Offset 194) High Priority Send 1 (write only)
<byte 10496>
ulong value As longword
endunion hi_pri_send1 (Offset 194) High Priority Send 1 (write only)
<byte 10500>
union hi_pri_send2 (Offset 198) High Priority Send 2 (write only)
<byte 10500>
{field (By field)}
<byte 10500>
lbits:12 length Frame Length
lbits:7 reserved Reserved
lbits:12 upper_addr Frame Upper Address
lbits:1 reserved1 Reserved
{}
or hi_pri_send2 (Offset 198) High Priority Send 2 (write only)
<byte 10500>
ulong value As longword
endunion hi_pri_send2 (Offset 198) High Priority Send 2 (write only)
<byte 10504>
union inbound_rstat1 (Offset 19C) Inbound Resource Status 1
<byte 10504>
{field (By field)}
<byte 10504>
lbits:24 reserved Reserved
lbits:8 sest_lru_count SEST LRU Count
{}
or inbound_rstat1 (Offset 19C) Inbound Resource Status 1
<byte 10504>
ulong value As longword
endunion inbound_rstat1 (Offset 19C) Inbound Resource Status 1
<byte 10508>
union inbound_rstat2 (Offset 1A0) Inbound Resource Status 2
<byte 10508>
{field (By field)}
<byte 10508>
lbits:8 discd_frames Discarded Frame Count
lbits:24 reserved Reserved
{}
or inbound_rstat2 (Offset 1A0) Inbound Resource Status 2
<byte 10508>
ulong value As longword
endunion inbound_rstat2 (Offset 1A0) Inbound Resource Status 2
<byte 10512>
union ee_cr_z_tmr_thr (Offset 1A4) EE_Credit Zero Timer Threshold (write only)
<byte 10512>
{field (By field)}
<byte 10512>
lbits:28 threshold EE_Credit Zero Timer Threshold
lbits:4 reserved Reserved
{}
or ee_cr_z_tmr_thr (Offset 1A4) EE_Credit Zero Timer Threshold (write only)
<byte 10512>
ulong value As longword
endunion ee_cr_z_tmr_thr (Offset 1A4) EE_Credit Zero Timer Threshold (write only)
<byte 10516>
union up_data_addr (Offset 1A8) Upper Data Address (write only)
<byte 10516>
{field (By field)}
<byte 10516>
lbits:12 reserved Reserved
lbits:1 upper_addr1 Upper Data Address--44 bit data space
lbits:19 upper_addr Upper Data Address
{}
or up_data_addr (Offset 1A8) Upper Data Address (write only)
<byte 10516>
ulong value As longword
endunion up_data_addr (Offset 1A8) Upper Data Address (write only)
<byte 10520>
union up_ctrl_addr (Offset 1AC) Upper Control Address (write only)
<byte 10520>
{field (By field)}
<byte 10520>
lbits:32 upper_addr Upper Control Address
{}
or up_ctrl_addr (Offset 1AC) Upper Control Address (write only)
<byte 10520>
ulong value As longword
endunion up_ctrl_addr (Offset 1AC) Upper Control Address (write only)
<byte 10524>
union dyn_half_dup3 (Offset 1B0) Dynamic Half Duplex 3
<byte 10524>
{field (By field)}
<byte 10524>
lbits:1 ef AL_PA 0xEF DHD Login Information
lbits:1 e8 AL_PA 0xE8 DHD Login Information
lbits:1 e4 AL_PA 0xE4 DHD Login Information
lbits:1 e2 AL_PA 0xE2 DHD Login Information
lbits:1 e1 AL_PA 0xE1 DHD Login Information
lbits:1 e0 AL_PA 0xE0 DHD Login Information
lbits:1 dc AL_PA 0xDC DHD Login Information
lbits:1 da AL_PA 0xDA DHD Login Information
lbits:1 d9 AL_PA 0xD9 DHD Login Information
lbits:1 d6 AL_PA 0xD6 DHD Login Information
lbits:1 d5 AL_PA 0xD5 DHD Login Information
lbits:1 d4 AL_PA 0xD4 DHD Login Information
lbits:1 d3 AL_PA 0xD3 DHD Login Information
lbits:1 d2 AL_PA 0xD2 DHD Login Information
lbits:1 d1 AL_PA 0xD1 DHD Login Information
lbits:1 ce AL_PA 0xCE DHD Login Information
lbits:1 cd AL_PA 0xCD DHD Login Information
lbits:1 cc AL_PA 0xCC DHD Login Information
lbits:1 cb AL_PA 0xCB DHD Login Information
lbits:1 ca AL_PA 0xCA DHD Login Information
lbits:1 c9 AL_PA 0xC9 DHD Login Information
lbits:1 c7 AL_PA 0xC7 DHD Login Information
lbits:1 c6 AL_PA 0xC6 DHD Login Information
lbits:1 c5 AL_PA 0xC5 DHD Login Information
lbits:1 c3 AL_PA 0xC3 DHD Login Information
lbits:1 bc AL_PA 0xBC DHD Login Information
lbits:1 ba AL_PA 0xBA DHD Login Information
lbits:1 b9 AL_PA 0xB9 DHD Login Information
lbits:1 b6 AL_PA 0xB6 DHD Login Information
lbits:1 b5 AL_PA 0xB5 DHD Login Information
lbits:1 b4 AL_PA 0xB4 DHD Login Information
lbits:1 b3 AL_PA 0xB3 DHD Login Information
{}
or dyn_half_dup3 (Offset 1B0) Dynamic Half Duplex 3
<byte 10524>
ulong value As longword
endunion dyn_half_dup3 (Offset 1B0) Dynamic Half Duplex 3
<byte 10528>
union dyn_half_dup2 (Offset 1B4) Dynamic Half Duplex 2
<byte 10528>
{field (By field)}
<byte 10528>
lbits:1 alpab2 AL_PA 0xB2 DHD Login Information
lbits:1 alpab1 AL_PA 0xB1 DHD Login Information
lbits:1 alpaae AL_PA 0xAE DHD Login Information
lbits:1 alpaad AL_PA 0xAD DHD Login Information
lbits:1 alpaac AL_PA 0xAC DHD Login Information
lbits:1 alpaab AL_PA 0xAB DHD Login Information
lbits:1 alpaaa AL_PA 0xAA DHD Login Information
lbits:1 alpaa9 AL_PA 0xA9 DHD Login Information
lbits:1 alpaa7 AL_PA 0xA7 DHD Login Information
lbits:1 alpaa6 AL_PA 0xA6 DHD Login Information
lbits:1 alpaa5 AL_PA 0xA5 DHD Login Information
lbits:1 alpaa3 AL_PA 0xA3 DHD Login Information
lbits:1 alpa9f AL_PA 0x9F DHD Login Information
lbits:1 alpa9e AL_PA 0x9E DHD Login Information
lbits:1 alpa9d AL_PA 0x9D DHD Login Information
lbits:1 alpa9b AL_PA 0x9B DHD Login Information
lbits:1 alpa98 AL_PA 0x98 DHD Login Information
lbits:1 alpa97 AL_PA 0x97 DHD Login Information
lbits:1 alpa90 AL_PA 0x90 DHD Login Information
lb